gem5 v24.0.0.0
Loading...
Searching...
No Matches
add_chain_tb.h
Go to the documentation of this file.
1/*****************************************************************************
2
3 Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
4 more contributor license agreements. See the NOTICE file distributed
5 with this work for additional information regarding copyright ownership.
6 Accellera licenses this file to you under the Apache License, Version 2.0
7 (the "License"); you may not use this file except in compliance with the
8 License. You may obtain a copy of the License at
9
10 http://www.apache.org/licenses/LICENSE-2.0
11
12 Unless required by applicable law or agreed to in writing, software
13 distributed under the License is distributed on an "AS IS" BASIS,
14 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
15 implied. See the License for the specific language governing
16 permissions and limitations under the License.
17
18 *****************************************************************************/
19
20/*****************************************************************************
21
22 add_chain_tb.h --
23
24 Original Author: Martin Janssen, Synopsys, Inc., 2002-02-15
25
26 *****************************************************************************/
27
28/*****************************************************************************
29
30 MODIFICATION LOG - modifiers, enter your name, affiliation, date and
31 changes you are making here.
32
33 Name, Affiliation, Date:
34 Description of Modification:
35
36 *****************************************************************************/
37
38/******************************************************************************/
39/*************************** Testbench Function **********************/
40/******************************************************************************/
41/* */
42/* The testbench module has the following hierarchy: */
43/* */
44/* testbench */
45/* - RESET_STIM */
46/* - DATA_GEN */
47/* */
48/******************************************************************************/
49
50#include "common.h"
51
52struct testbench : public sc_module {
53 sc_signal<int> addr; // Address of input memory
54 sc_signal<bool> reset;
55 sc_signal<bool> ready;
58
59 /*** Constructor ***/
60 testbench ( const sc_module_name& NAME,
61 sc_clock& TICK )
62
63 : sc_module()
64 {
65 f_RESET_STIM ("RD1", TICK, ready, reset, addr);
66 f_DATA_GEN ("DG1", TICK, ready, data, addr);
67 f_add_chain ("AC1", TICK, reset, data, sum, ready);
68 f_DISPLAY ("D1", ready, data, sum);
69 }
70};
void f_DISPLAY(const char *, const sc_signal< bool > &, const signal_bool_vector8 &, const signal_bool_vector4 &)
void f_RESET_STIM(const char *, sc_clock &, sc_signal< bool > &, sc_signal< bool > &, sc_signal< int > &)
void f_add_chain(const char *, sc_clock &, const sc_signal< bool > &, const signal_bool_vector8 &, signal_bool_vector4 &, sc_signal< bool > &)
void f_DATA_GEN(const char *, sc_clock &, const sc_signal< bool > &, signal_bool_vector8 &, sc_signal< int > &)
sc_signal< sc_bv< 8 > > signal_bool_vector8
Definition common.h:43
Definition tb.h:50
sc_signal< bool > reset
Definition tb.h:52
signal_bool_vector8 data
Definition tb.h:54
signal_bool_vector4 sum
Definition tb.h:55
sc_signal< int > addr
Definition tb.h:51
testbench(const sc_module_name &NAME, sc_clock &TICK)
sc_signal< bool > ready
Definition tb.h:53
sc_signal< bool_vector4 > signal_bool_vector4
Definition common.h:46

Generated on Tue Jun 18 2024 16:24:07 for gem5 by doxygen 1.11.0