gem5
v22.0.0.1
arch
amdgpu
gcn3
insts
gpu_static_inst.cc
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2015-2021 Advanced Micro Devices, Inc.
3
* All rights reserved.
4
*
5
* Redistribution and use in source and binary forms, with or without
6
* modification, are permitted provided that the following conditions are met:
7
*
8
* 1. Redistributions of source code must retain the above copyright notice,
9
* this list of conditions and the following disclaimer.
10
*
11
* 2. Redistributions in binary form must reproduce the above copyright notice,
12
* this list of conditions and the following disclaimer in the documentation
13
* and/or other materials provided with the distribution.
14
*
15
* 3. Neither the name of the copyright holder nor the names of its
16
* contributors may be used to endorse or promote products derived from this
17
* software without specific prior written permission.
18
*
19
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
20
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
21
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
22
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
23
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
24
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
25
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
26
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
27
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
28
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
29
* POSSIBILITY OF SUCH DAMAGE.
30
*/
31
32
#include "
arch/amdgpu/gcn3/insts/gpu_static_inst.hh
"
33
34
#include "
arch/amdgpu/gcn3/gpu_decoder.hh
"
35
#include "
arch/amdgpu/gcn3/insts/instructions.hh
"
36
#include "debug/GPUExec.hh"
37
#include "
gpu-compute/shader.hh
"
38
39
namespace
gem5
40
{
41
42
namespace
Gcn3ISA
43
{
44
GCN3GPUStaticInst::GCN3GPUStaticInst
(
const
std::string &
opcode
)
45
:
GPUStaticInst
(
opcode
), _srcLiteral(0)
46
{
47
}
48
49
GCN3GPUStaticInst::~GCN3GPUStaticInst
()
50
{
51
}
52
53
void
54
GCN3GPUStaticInst::panicUnimplemented
()
const
55
{
56
fatal
(
"Encountered unimplemented GCN3 instruction: %s\n"
,
_opcode
);
57
}
58
}
// namespace Gcn3ISA
59
}
// namespace gem5
fatal
#define fatal(...)
This implements a cprintf based fatal() function.
Definition:
logging.hh:190
gpu_decoder.hh
shader.hh
gem5::GPUStaticInst
Definition:
gpu_static_inst.hh:61
gem5::ArmISA::opcode
Bitfield< 24, 21 > opcode
Definition:
types.hh:92
gpu_static_inst.hh
gem5::Gcn3ISA::GCN3GPUStaticInst::~GCN3GPUStaticInst
~GCN3GPUStaticInst()
Definition:
gpu_static_inst.cc:49
gem5::Gcn3ISA::GCN3GPUStaticInst::GCN3GPUStaticInst
GCN3GPUStaticInst(const std::string &opcode)
Definition:
gpu_static_inst.cc:44
gem5::GPUStaticInst::_opcode
const std::string _opcode
Definition:
gpu_static_inst.hh:298
instructions.hh
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition:
gpu_translation_state.hh:37
gem5::Gcn3ISA::GCN3GPUStaticInst::panicUnimplemented
void panicUnimplemented() const
Definition:
gpu_static_inst.cc:54
Generated on Sat Jun 18 2022 08:12:02 for gem5 by
doxygen
1.8.17