gem5  v22.1.0.0
sg.h
Go to the documentation of this file.
1 /*****************************************************************************
2 
3  Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
4  more contributor license agreements. See the NOTICE file distributed
5  with this work for additional information regarding copyright ownership.
6  Accellera licenses this file to you under the Apache License, Version 2.0
7  (the "License"); you may not use this file except in compliance with the
8  License. You may obtain a copy of the License at
9 
10  http://www.apache.org/licenses/LICENSE-2.0
11 
12  Unless required by applicable law or agreed to in writing, software
13  distributed under the License is distributed on an "AS IS" BASIS,
14  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
15  implied. See the License for the specific language governing
16  permissions and limitations under the License.
17 
18  *****************************************************************************/
19 
20 /*****************************************************************************
21 
22  sg.h --
23 
24  Original Author: Martin Janssen, Synopsys, Inc., 2002-02-15
25 
26  *****************************************************************************/
27 
28 /*****************************************************************************
29 
30  MODIFICATION LOG - modifiers, enter your name, affiliation, date and
31  changes you are making here.
32 
33  Name, Affiliation, Date:
34  Description of Modification:
35 
36  *****************************************************************************/
37 
38 /* Header file for the stimulus generator */
39 
40 #include "systemc.h"
41 
42 SC_MODULE( stimgen )
43 {
44  SC_HAS_PROCESS( stimgen );
45 
46  sc_in_clk clk;
47 
48  // The output
49  sc_signal<char>& stream;
50  sc_signal<bool>& data_ready;
51 
52  // The constructor
53  stimgen(sc_module_name NAME,
54  sc_clock& CLK,
55  sc_signal<char>& STREAM,
56  sc_signal<bool>& DATA_READY)
57  : stream(STREAM), data_ready(DATA_READY) {
58  clk(CLK);
59  SC_CTHREAD( entry, clk.pos() );
60  }
61 
62  // The functionality of the process
63  void entry();
64 };
SC_MODULE(stimgen)
Definition: sg.h:42
sc_in< bool > sc_in_clk
Definition: sc_clock.hh:116
#define SC_CTHREAD(name, clk)
Definition: sc_module.hh:323
#define SC_HAS_PROCESS(name)
Definition: sc_module.hh:301

Generated on Wed Dec 21 2022 10:22:49 for gem5 by doxygen 1.9.1