gem5  v21.1.0.2
Classes | Namespaces
ide_ctrl.hh File Reference
#include "base/bitunion.hh"
#include "dev/io_device.hh"
#include "dev/pci/device.hh"
#include "dev/reg_bank.hh"
#include "params/IdeController.hh"

Go to the source code of this file.


class  gem5::IdeController
 Device model for an Intel PIIX4 IDE controller. More...
struct  gem5::IdeController::Channel
struct  gem5::IdeController::Channel::BMIRegs
 Registers used for bus master interface. More...


 Reference material can be found at the JEDEC website: UFS standard UFS HCI specification

Detailed Description

Simple PCI IDE controller with bus mastering capability and UDMA modeled after controller in the Intel PIIX4 chip

Definition in file ide_ctrl.hh.

Generated on Tue Sep 21 2021 12:26:35 for gem5 by doxygen 1.8.17