gem5  v21.2.1.1
test.h
Go to the documentation of this file.
1 /*****************************************************************************
2 
3  Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
4  more contributor license agreements. See the NOTICE file distributed
5  with this work for additional information regarding copyright ownership.
6  Accellera licenses this file to you under the Apache License, Version 2.0
7  (the "License"); you may not use this file except in compliance with the
8  License. You may obtain a copy of the License at
9 
10  http://www.apache.org/licenses/LICENSE-2.0
11 
12  Unless required by applicable law or agreed to in writing, software
13  distributed under the License is distributed on an "AS IS" BASIS,
14  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
15  implied. See the License for the specific language governing
16  permissions and limitations under the License.
17 
18  *****************************************************************************/
19 
20 /*****************************************************************************
21 
22  test.h --
23 
24  Original Author: Martin Janssen, Synopsys, Inc., 2002-02-15
25 
26  *****************************************************************************/
27 
28 /*****************************************************************************
29 
30  MODIFICATION LOG - modifiers, enter your name, affiliation, date and
31  changes you are making here.
32 
33  Name, Affiliation, Date:
34  Description of Modification:
35 
36  *****************************************************************************/
37 
38 struct test : sc_module {
39 
40  sc_in<bool> reset;
41  sc_in_clk clk;
42  sc_in<sc_uint<8> > dati;
43  sc_out<sc_uint<8> > dato;
44  sc_out<bool> done;
45 
47 
48  test (const char *NAME) : sc_module(NAME) {
49  SC_CTHREAD( reset_loop, clk.pos() );
50  reset_signal_is(reset,true);
51  end_module();
52  }
53 
54  void reset_loop();
55 };
56 
test::reset
sc_in< bool > reset
Definition: test.h:71
test
Definition: test.h:38
test::SC_HAS_PROCESS
SC_HAS_PROCESS(test)
test::done
sc_out< bool > done
Definition: test.h:75
sc_core::sc_in_clk
sc_in< bool > sc_in_clk
Definition: sc_clock.hh:116
test::dati
sc_in< sc_uint< 8 > > dati
Definition: test.h:73
test::test
test(const char *NAME)
Definition: test.h:79
SC_CTHREAD
#define SC_CTHREAD(name, clk)
Definition: sc_module.hh:323
test::clk
sc_in_clk clk
Definition: test.h:72
test::reset_loop
void reset_loop()
test::dato
sc_out< sc_uint< 8 > > dato
Definition: test.h:74

Generated on Wed May 4 2022 12:14:06 for gem5 by doxygen 1.8.17