gem5  v22.0.0.2
param.h
Go to the documentation of this file.
1 /*****************************************************************************
2 
3  Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
4  more contributor license agreements. See the NOTICE file distributed
5  with this work for additional information regarding copyright ownership.
6  Accellera licenses this file to you under the Apache License, Version 2.0
7  (the "License"); you may not use this file except in compliance with the
8  License. You may obtain a copy of the License at
9 
10  http://www.apache.org/licenses/LICENSE-2.0
11 
12  Unless required by applicable law or agreed to in writing, software
13  distributed under the License is distributed on an "AS IS" BASIS,
14  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
15  implied. See the License for the specific language governing
16  permissions and limitations under the License.
17 
18  *****************************************************************************/
19 
20 /*****************************************************************************
21 
22  param.h --
23 
24  Original Author: Martin Janssen, Synopsys, Inc., 2002-02-15
25 
26  *****************************************************************************/
27 
28 /*****************************************************************************
29 
30  MODIFICATION LOG - modifiers, enter your name, affiliation, date and
31  changes you are making here.
32 
33  Name, Affiliation, Date:
34  Description of Modification:
35 
36  *****************************************************************************/
37 
38  /***************************************/
39  /* Interface Filename: param.h */
40  /***************************************/
41 
42 #include "common.h"
43 
44 SC_MODULE( param )
45 {
46  SC_HAS_PROCESS( param );
47 
48  sc_in_clk clk;
49 
50  // Inputs
51  const sc_signal<bool>& reset;
52  const signal_bool_vector& a;
53  const signal_bool_vector& b;
54  const sc_signal<bool>& cin;
55  const sc_signal<bool>& ready;
56  // Outputs
58  sc_signal<bool>& co;
59  sc_signal<bool>& done;
60  // Parameters
61  const int data_width;
62 
63  // Constructor
64  param (sc_module_name NAME,
65  sc_clock& TICK,
66  const sc_signal<bool>& RESET,
67  const signal_bool_vector& A,
68  const signal_bool_vector& B,
69  const sc_signal<bool>& CIN,
70  const sc_signal<bool>& READY,
71  signal_bool_vector& SUM,
72  sc_signal<bool>& CO,
73  sc_signal<bool>& DONE,
74  const int DATA_WIDTH = 4)
75 
76  : reset (RESET),
77  a (A),
78  b (B),
79  cin (CIN),
80  ready (READY),
81  sum (SUM),
82  co (CO),
83  done (DONE),
84  data_width (DATA_WIDTH)
85 
86  {
87  clk(TICK);
88  SC_CTHREAD( entry, clk.pos() );
89  reset_signal_is(reset,false);
90  }
91 
92  void entry();
93 };
gem5::ArmISA::a
Bitfield< 8 > a
Definition: misc_types.hh:66
SC_MODULE
SC_MODULE(param)
Definition: param.h:44
gem5::ArmISA::b
Bitfield< 7 > b
Definition: misc_types.hh:382
gem5::statistics::reset
void reset()
Definition: statistics.cc:310
sc_core::sc_in_clk
sc_in< bool > sc_in_clk
Definition: sc_clock.hh:116
signal_bool_vector
sc_signal< bool_vector > signal_bool_vector
Definition: common.h:44
SC_HAS_PROCESS
#define SC_HAS_PROCESS(name)
Definition: sc_module.hh:301
SC_CTHREAD
#define SC_CTHREAD(name, clk)
Definition: sc_module.hh:323
gem5::RiscvISA::sum
Bitfield< 18 > sum
Definition: misc.hh:555
common.h

Generated on Thu Jul 28 2022 13:32:43 for gem5 by doxygen 1.8.17