gem5  v22.1.0.0
sdma_commands.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2021 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are met:
7  *
8  * 1. Redistributions of source code must retain the above copyright notice,
9  * this list of conditions and the following disclaimer.
10  *
11  * 2. Redistributions in binary form must reproduce the above copyright notice,
12  * this list of conditions and the following disclaimer in the documentation
13  * and/or other materials provided with the distribution.
14  *
15  * 3. Neither the name of the copyright holder nor the names of its
16  * contributors may be used to endorse or promote products derived from this
17  * software without specific prior written permission.
18  *
19  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
20  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
21  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
22  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
23  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
24  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
25  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
26  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
27  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
28  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
29  * POSSIBILITY OF SUCH DAMAGE.
30  */
31 
32 #ifndef __DEV_AMDGPU_SDMA_COMMANDS_HH__
33 #define __DEV_AMDGPU_SDMA_COMMANDS_HH__
34 
41 #define SDMA_OP_NOP 0
42 #define SDMA_OP_COPY 1
43 #define SDMA_OP_WRITE 2
44 #define SDMA_OP_INDIRECT 4
45 #define SDMA_OP_FENCE 5
46 #define SDMA_OP_TRAP 6
47 #define SDMA_OP_SEM 7
48 #define SDMA_OP_POLL_REGMEM 8
49 #define SDMA_OP_COND_EXE 9
50 #define SDMA_OP_ATOMIC 10
51 #define SDMA_OP_CONST_FILL 11
52 #define SDMA_OP_PTEPDE 12
53 #define SDMA_OP_TIMESTAMP 13
54 #define SDMA_OP_SRBM_WRITE 14
55 #define SDMA_OP_PRE_EXE 15
56 #define SDMA_OP_DUMMY_TRAP 16
57 #define SDMA_SUBOP_TIMESTAMP_SET 0
58 #define SDMA_SUBOP_TIMESTAMP_GET 1
59 #define SDMA_SUBOP_TIMESTAMP_GET_GLOBAL 2
60 #define SDMA_SUBOP_COPY_LINEAR 0
61 #define SDMA_SUBOP_COPY_LINEAR_SUB_WIND 4
62 #define SDMA_SUBOP_COPY_TILED 1
63 #define SDMA_SUBOP_COPY_TILED_SUB_WIND 5
64 #define SDMA_SUBOP_COPY_T2T_SUB_WIND 6
65 #define SDMA_SUBOP_COPY_SOA 3
66 #define SDMA_SUBOP_COPY_DIRTY_PAGE 7
67 #define SDMA_SUBOP_COPY_LINEAR_PHY 8
68 #define SDMA_SUBOP_WRITE_LINEAR 0
69 #define SDMA_SUBOP_WRITE_TILED 1
70 #define SDMA_SUBOP_PTEPDE_GEN 0
71 #define SDMA_SUBOP_PTEPDE_COPY 1
72 #define SDMA_SUBOP_PTEPDE_RMW 2
73 #define SDMA_SUBOP_PTEPDE_COPY_BACKWARDS 3
74 #define SDMA_SUBOP_DATA_FILL_MULTI 1
75 #define SDMA_SUBOP_POLL_REG_WRITE_MEM 1
76 #define SDMA_SUBOP_POLL_DBIT_WRITE_MEM 2
77 #define SDMA_SUBOP_POLL_MEM_VERIFY 3
78 #define HEADER_AGENT_DISPATCH 4
79 #define HEADER_BARRIER 5
80 #define SDMA_OP_AQL_COPY 0
81 #define SDMA_OP_AQL_BARRIER_OR 0
82 
83 #endif // __DEV_AMDGPU_SDMA_COMMANDS_HH__

Generated on Wed Dec 21 2022 10:22:32 for gem5 by doxygen 1.9.1