gem5  v21.1.0.2
testbench.h
Go to the documentation of this file.
1 /*****************************************************************************
2 
3  Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
4  more contributor license agreements. See the NOTICE file distributed
5  with this work for additional information regarding copyright ownership.
6  Accellera licenses this file to you under the Apache License, Version 2.0
7  (the "License"); you may not use this file except in compliance with the
8  License. You may obtain a copy of the License at
9 
10  http://www.apache.org/licenses/LICENSE-2.0
11 
12  Unless required by applicable law or agreed to in writing, software
13  distributed under the License is distributed on an "AS IS" BASIS,
14  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
15  implied. See the License for the specific language governing
16  permissions and limitations under the License.
17 
18  *****************************************************************************/
19 
20 /*****************************************************************************
21 
22  testbench.h --
23 
24  Original Author: Martin Janssen, Synopsys, Inc., 2002-02-15
25 
26  *****************************************************************************/
27 
28 /*****************************************************************************
29 
30  MODIFICATION LOG - modifiers, enter your name, affiliation, date and
31  changes you are making here.
32 
33  Name, Affiliation, Date:
34  Description of Modification:
35 
36  *****************************************************************************/
37 
38 /* Filename testbench.h */
39 /* This is the interface file for synchronous process 'testbench' */
40 
41 #include "systemc.h"
42 
44 {
46 
47  sc_in_clk clk;
48 
49  sc_in<bool> q;
50  sc_in<bool> qp;
51  sc_out<bool> s;
52  sc_out<bool> r;
53 
54  // Constructor
55  testbench( sc_module_name NAME,
56  sc_clock& CLK,
57  sc_signal<bool>& Q,
58  sc_signal<bool>& QP,
59  sc_signal<bool>& S,
60  sc_signal<bool>& R )
61  {
62  clk(CLK);
63  q(Q); qp(QP); s(S); r(R);
64  SC_CTHREAD( entry, clk.pos() );
65  }
66 
67  // Process functionality in member function below
68  void entry();
69 };
70 
gem5::X86ISA::R
R
Definition: int.hh:51
testbench
Definition: tb.h:50
gem5::ArmISA::s
Bitfield< 4 > s
Definition: misc_types.hh:561
sc_core::sc_in_clk
sc_in< bool > sc_in_clk
Definition: sc_clock.hh:116
gem5::ArmISA::q
Bitfield< 27 > q
Definition: misc_types.hh:55
SC_HAS_PROCESS
#define SC_HAS_PROCESS(name)
Definition: sc_module.hh:298
SC_CTHREAD
#define SC_CTHREAD(name, clk)
Definition: sc_module.hh:320
gem5::MipsISA::r
r
Definition: pra_constants.hh:98
SC_MODULE
SC_MODULE(testbench)
Definition: testbench.h:43

Generated on Tue Sep 21 2021 12:26:15 for gem5 by doxygen 1.8.17