gem5
v24.0.0.0
Loading...
Searching...
No Matches
systemc
tests
systemc
misc
unit
data
datawidth_unsigned
promote_extension
stimgen.h
Go to the documentation of this file.
1
/*****************************************************************************
2
3
Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
4
more contributor license agreements. See the NOTICE file distributed
5
with this work for additional information regarding copyright ownership.
6
Accellera licenses this file to you under the Apache License, Version 2.0
7
(the "License"); you may not use this file except in compliance with the
8
License. You may obtain a copy of the License at
9
10
http://www.apache.org/licenses/LICENSE-2.0
11
12
Unless required by applicable law or agreed to in writing, software
13
distributed under the License is distributed on an "AS IS" BASIS,
14
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
15
implied. See the License for the specific language governing
16
permissions and limitations under the License.
17
18
*****************************************************************************/
19
20
/*****************************************************************************
21
22
stimgen.h --
23
24
Original Author: Martin Janssen, Synopsys, Inc., 2002-02-15
25
26
*****************************************************************************/
27
28
/*****************************************************************************
29
30
MODIFICATION LOG - modifiers, enter your name, affiliation, date and
31
changes you are making here.
32
33
Name, Affiliation, Date:
34
Description of Modification:
35
36
*****************************************************************************/
37
38
/************************************/
39
/* Interface Filename: stimgen.h */
40
/************************************/
41
42
#include "
common.h
"
43
44
SC_MODULE
( stimgen )
45
{
46
SC_HAS_PROCESS
( stimgen );
47
48
sc_in_clk clk;
49
50
// Inputs
51
const
signal_bool_vector9
& result;
52
// Outputs
53
signal_bool_vector4
& in1;
54
signal_bool_vector6
& in2;
55
sc_signal<bool>& ready;
56
57
// Constructor
58
stimgen (sc_module_name NAME,
59
sc_clock& TICK,
60
const
signal_bool_vector9
& RESULT,
61
signal_bool_vector4
& IN1,
62
signal_bool_vector6
& IN2,
63
sc_signal<bool>& READY )
64
65
:
66
result (RESULT),
67
in1 (IN1),
68
in2 (IN2),
69
ready (READY)
70
71
{
72
clk (TICK);
73
SC_CTHREAD
( entry, clk.pos() );
74
}
75
76
void
entry();
77
};
SC_CTHREAD
#define SC_CTHREAD(name, clk)
Definition
sc_module.hh:323
SC_MODULE
#define SC_MODULE(name)
Definition
sc_module.hh:295
SC_HAS_PROCESS
#define SC_HAS_PROCESS(name)
Definition
sc_module.hh:301
signal_bool_vector4
sc_signal< bool_vector4 > signal_bool_vector4
Definition
common.h:46
signal_bool_vector6
sc_signal< bool_vector6 > signal_bool_vector6
Definition
common.h:46
signal_bool_vector9
sc_signal< bool_vector9 > signal_bool_vector9
Definition
common.h:47
common.h
Generated on Tue Jun 18 2024 16:24:07 for gem5 by
doxygen
1.11.0