gem5  v21.1.0.2
gpu_decoder.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2015-2021 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * For use for simulation and test purposes only
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are met:
9  *
10  * 1. Redistributions of source code must retain the above copyright notice,
11  * this list of conditions and the following disclaimer.
12  *
13  * 2. Redistributions in binary form must reproduce the above copyright notice,
14  * this list of conditions and the following disclaimer in the documentation
15  * and/or other materials provided with the distribution.
16  *
17  * 3. Neither the name of the copyright holder nor the names of its
18  * contributors may be used to endorse or promote products derived from this
19  * software without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31  * POSSIBILITY OF SUCH DAMAGE.
32  */
33 
34 #ifndef __ARCH_VEGA_DECODER_HH__
35 #define __ARCH_VEGA_DECODER_HH__
36 
37 #include <string>
38 #include <vector>
39 
41 
42 namespace gem5
43 {
44 
45 class GPUStaticInst;
46 
47 namespace VegaISA
48 {
49  class Decoder;
50  union InstFormat;
51 
53 
54  class Decoder
55  {
56  public:
57  Decoder();
58  ~Decoder();
59 
60  GPUStaticInst* decode(MachInst mach_inst);
61 
62  private:
80 
1595  };
1596 
1597  /*
1598  * These will probably have to be updated according to the Vega ISA manual:
1599  * https://developer.amd.com/wp-content/resources/
1600  * Vega_Shader_ISA_28July2017.pdf
1601  */
1602  struct InFmt_DS {
1603  unsigned int OFFSET0 : 8;
1604  unsigned int OFFSET1 : 8;
1605  unsigned int GDS : 1;
1606  unsigned int OP : 8;
1607  unsigned int pad_25 : 1;
1608  unsigned int ENCODING : 6;
1609  };
1610 
1611  struct InFmt_DS_1 {
1612  unsigned int ADDR : 8;
1613  unsigned int DATA0 : 8;
1614  unsigned int DATA1 : 8;
1615  unsigned int VDST : 8;
1616  };
1617 
1618  struct InFmt_EXP {
1619  unsigned int EN : 4;
1620  unsigned int TGT : 6;
1621  unsigned int COMPR : 1;
1622  unsigned int DONE : 1;
1623  unsigned int VM : 1;
1624  unsigned int pad_13_25 : 13;
1625  unsigned int ENCODING : 6;
1626  };
1627 
1628  struct InFmt_EXP_1 {
1629  unsigned int VSRC0 : 8;
1630  unsigned int VSRC1 : 8;
1631  unsigned int VSRC2 : 8;
1632  unsigned int VSRC3 : 8;
1633  };
1634 
1635  struct InFmt_FLAT {
1636  unsigned int OFFSET : 13;
1637  unsigned int LDS : 1;
1638  unsigned int SEG : 2;
1639  unsigned int GLC : 1;
1640  unsigned int SLC : 1;
1641  unsigned int OP : 7;
1642  unsigned int pad_25 : 1;
1643  unsigned int ENCODING : 6;
1644  };
1645 
1646  struct InFmt_FLAT_1 {
1647  unsigned int ADDR : 8;
1648  unsigned int DATA : 8;
1649  unsigned int SADDR : 7;
1650  unsigned int NV : 1;
1651  unsigned int VDST : 8;
1652  };
1653 
1654  struct InFmt_INST {
1655  unsigned int ENCODING : 32;
1656  };
1657 
1658  struct InFmt_MIMG {
1659  unsigned int OPM : 1;
1660  unsigned int pad_1_7 : 7;
1661  unsigned int DMASK : 4;
1662  unsigned int UNRM : 1;
1663  unsigned int GLC : 1;
1664  unsigned int DA : 1;
1665  unsigned int A16 : 1;
1666  unsigned int TFE : 1;
1667  unsigned int LWE : 1;
1668  unsigned int OP : 7;
1669  unsigned int SLC : 1;
1670  unsigned int ENCODING : 6;
1671  };
1672 
1673  struct InFmt_MIMG_1 {
1674  unsigned int VADDR : 8;
1675  unsigned int VDATA : 8;
1676  unsigned int SRSRC : 5;
1677  unsigned int SSAMP : 5;
1678  unsigned int pad_26_30 : 5;
1679  unsigned int D16 : 1;
1680  };
1681 
1682  struct InFmt_MTBUF {
1683  unsigned int OFFSET : 12;
1684  unsigned int OFFEN : 1;
1685  unsigned int IDXEN : 1;
1686  unsigned int GLC : 1;
1687  unsigned int OP : 4;
1688  unsigned int DFMT : 4;
1689  unsigned int NFMT : 3;
1690  unsigned int ENCODING : 6;
1691  };
1692 
1693  struct InFmt_MTBUF_1 {
1694  unsigned int VADDR : 8;
1695  unsigned int VDATA : 8;
1696  unsigned int SRSRC : 5;
1697  unsigned int pad_21 : 1;
1698  unsigned int SLC : 1;
1699  unsigned int TFE : 1;
1700  unsigned int SOFFSET : 8;
1701  };
1702 
1703  struct InFmt_MUBUF {
1704  unsigned int OFFSET : 12;
1705  unsigned int OFFEN : 1;
1706  unsigned int IDXEN : 1;
1707  unsigned int GLC : 1;
1708  unsigned int pad_15 : 1;
1709  unsigned int LDS : 1;
1710  unsigned int SLC : 1;
1711  unsigned int OP : 7;
1712  unsigned int pad_25 : 1;
1713  unsigned int ENCODING : 6;
1714  };
1715 
1716  struct InFmt_MUBUF_1 {
1717  unsigned int VADDR : 8;
1718  unsigned int VDATA : 8;
1719  unsigned int SRSRC : 5;
1720  unsigned int pad_21_22 : 2;
1721  unsigned int TFE : 1;
1722  unsigned int SOFFSET : 8;
1723  };
1724 
1725  struct InFmt_SMEM {
1726  unsigned int SBASE : 6;
1727  unsigned int SDATA : 7;
1728  unsigned int pad_13 : 1;
1729  unsigned int SOE : 1;
1730  unsigned int NV : 1;
1731  unsigned int GLC : 1;
1732  unsigned int IMM : 1;
1733  unsigned int OP : 8;
1734  unsigned int ENCODING : 6;
1735  };
1736 
1737  struct InFmt_SMEM_1 {
1738  unsigned int OFFSET : 21;
1739  unsigned int pad_21_24 : 4;
1740  unsigned int SOFFSET : 7;
1741  };
1742 
1743  struct InFmt_SOP1 {
1744  unsigned int SSRC0 : 8;
1745  unsigned int OP : 8;
1746  unsigned int SDST : 7;
1747  unsigned int ENCODING : 9;
1748  };
1749 
1750  struct InFmt_SOP2 {
1751  unsigned int SSRC0 : 8;
1752  unsigned int SSRC1 : 8;
1753  unsigned int SDST : 7;
1754  unsigned int OP : 7;
1755  unsigned int ENCODING : 2;
1756  };
1757 
1758  struct InFmt_SOPC {
1759  unsigned int SSRC0 : 8;
1760  unsigned int SSRC1 : 8;
1761  unsigned int OP : 7;
1762  unsigned int ENCODING : 9;
1763  };
1764 
1765  struct InFmt_SOPK {
1766  unsigned int SIMM16 : 16;
1767  unsigned int SDST : 7;
1768  unsigned int OP : 5;
1769  unsigned int ENCODING : 4;
1770  };
1771 
1772  struct InFmt_SOPP {
1773  unsigned int SIMM16 : 16;
1774  unsigned int OP : 7;
1775  unsigned int ENCODING : 9;
1776  };
1777 
1778  struct InFmt_VINTRP {
1779  unsigned int VSRC : 8;
1780  unsigned int ATTRCHAN : 2;
1781  unsigned int ATTR : 6;
1782  unsigned int OP : 2;
1783  unsigned int VDST : 8;
1784  unsigned int ENCODING : 6;
1785  };
1786 
1787  struct InFmt_VOP1 {
1788  unsigned int SRC0 : 9;
1789  unsigned int OP : 8;
1790  unsigned int VDST : 8;
1791  unsigned int ENCODING : 7;
1792  };
1793 
1794  struct InFmt_VOP2 {
1795  unsigned int SRC0 : 9;
1796  unsigned int VSRC1 : 8;
1797  unsigned int VDST : 8;
1798  unsigned int OP : 6;
1799  unsigned int ENCODING : 1;
1800  };
1801 
1802  struct InFmt_VOP3A {
1803  unsigned int VDST : 8;
1804  unsigned int ABS : 3;
1805  unsigned int OPSEL : 4;
1806  unsigned int CLAMP : 1;
1807  unsigned int OP : 10;
1808  unsigned int ENCODING : 6;
1809  };
1810 
1811  struct InFmt_VOP3_1 {
1812  unsigned int SRC0 : 9;
1813  unsigned int SRC1 : 9;
1814  unsigned int SRC2 : 9;
1815  unsigned int OMOD : 2;
1816  unsigned int NEG : 3;
1817  };
1818 
1819  struct InFmt_VOP3B {
1820  unsigned int VDST : 8;
1821  unsigned int SDST : 7;
1822  unsigned int CLAMP : 1;
1823  unsigned int OP : 10;
1824  unsigned int ENCODING : 6;
1825  };
1826 
1827  struct InFmt_VOPC {
1828  unsigned int SRC0 : 9;
1829  unsigned int VSRC1 : 8;
1830  unsigned int OP : 8;
1831  unsigned int ENCODING : 7;
1832  };
1833 
1834  struct InFmt_VOP_DPP {
1835  unsigned int SRC0 : 8;
1836  unsigned int DPP_CTRL : 9;
1837  unsigned int pad_17_18 : 2;
1838  unsigned int BC : 1;
1839  unsigned int SRC0_NEG : 1;
1840  unsigned int SRC0_ABS : 1;
1841  unsigned int SRC1_NEG : 1;
1842  unsigned int SRC1_ABS : 1;
1843  unsigned int BANK_MASK : 4;
1844  unsigned int ROW_MASK : 4;
1845  };
1846 
1848  unsigned int SRC0 : 8;
1849  unsigned int DST_SEL : 3;
1850  unsigned int DST_U : 2;
1851  unsigned int CLMP : 1;
1852  unsigned int OMOD : 2;
1853  unsigned int SRC0_SEL : 3;
1854  unsigned int SRC0_SEXT : 1;
1855  unsigned int SRC0_NEG : 1;
1856  unsigned int SRC0_ABS : 1;
1857  unsigned int pad_22 : 1;
1858  unsigned int S0 : 1;
1859  unsigned int SRC1_SEL : 3;
1860  unsigned int SRC1_SEXT : 1;
1861  unsigned int SRC1_NEG : 1;
1862  unsigned int SRC1_ABS : 1;
1863  unsigned int pad_30 : 1;
1864  unsigned int S1 : 1;
1865  };
1866 
1868  unsigned int SRC0 : 8;
1869  unsigned int SDST : 7;
1870  unsigned int SD : 1;
1871  unsigned int SRC0_SEL : 3;
1872  unsigned int SRC0_SEXT : 1;
1873  unsigned int SRC0_NEG : 1;
1874  unsigned int SRC0_ABS : 1;
1875  unsigned int pad_22 : 1;
1876  unsigned int S0 : 1;
1877  unsigned int SRC1_SEL : 3;
1878  unsigned int SRC1_SEXT : 1;
1879  unsigned int SRC1_NEG : 1;
1880  unsigned int SRC1_ABS : 1;
1881  unsigned int pad_30 : 1;
1882  unsigned int S1 : 1;
1883  };
1884 
1885  struct InFmt_VOP3P {
1886  unsigned int VDST : 8;
1887  unsigned int NEG_HI : 3;
1888  unsigned int OPSEL : 3;
1889  unsigned int OPSEL_HI2 : 1;
1890  unsigned int CLMP : 1;
1891  unsigned int OP : 7;
1892  unsigned int ENCODING : 9;
1893  };
1894 
1895  struct InFmt_VOP3P_1 {
1896  unsigned int SRC0 : 9;
1897  unsigned int SRC1 : 9;
1898  unsigned int SRC2 : 9;
1899  unsigned int OPSEL_HI : 2;
1900  unsigned int NEG : 3;
1901  };
1902 
1903  union InstFormat {
1936  uint32_t imm_u32;
1937  float imm_f32;
1938  }; // union InstFormat
1939 } // namespace VegaISA
1940 } // namespace gem5
1941 
1942 #endif // __ARCH_VEGA_DECODER_HH__
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_STORE_DWORDX3
GPUStaticInst * decode_OP_FLAT__FLAT_STORE_DWORDX3(MachInst)
Definition: decoder.cc:8209
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_NGE_F16
GPUStaticInst * decode_OP_VOPC__V_CMP_NGE_F16(MachInst)
Definition: decoder.cc:11599
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MUL_F16
GPUStaticInst * decode_OPU_VOP3__V_MUL_F16(MachInst)
Definition: decoder.cc:6007
gem5::VegaISA::Decoder::decode_OP_DS__DS_READ_U8_D16
GPUStaticInst * decode_OP_DS__DS_READ_U8_D16(MachInst)
Definition: decoder.cc:7675
gem5::VegaISA::Decoder::decode_OP_DS__DS_WRXCHG2_RTN_B64
GPUStaticInst * decode_OP_DS__DS_WRXCHG2_RTN_B64(MachInst)
Definition: decoder.cc:7795
gem5::VegaISA::InFmt_MIMG::DMASK
unsigned int DMASK
Definition: gpu_decoder.hh:1661
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_ATOMIC_ADD_X2
GPUStaticInst * decode_OP_FLAT__FLAT_ATOMIC_ADD_X2(MachInst)
Definition: decoder.cc:8347
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_ATOMIC_SWAP_X2
GPUStaticInst * decode_OP_FLAT__FLAT_ATOMIC_SWAP_X2(MachInst)
Definition: decoder.cc:8335
gem5::VegaISA::Decoder::decode_OP_SOPP__S_SENDMSGHALT
GPUStaticInst * decode_OP_SOPP__S_SENDMSGHALT(MachInst)
Definition: decoder.cc:10939
gem5::VegaISA::Decoder::decode_OP_SOPC__S_CMP_LE_I32
GPUStaticInst * decode_OP_SOPC__S_CMP_LE_I32(MachInst)
Definition: decoder.cc:10747
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_GE_F64
GPUStaticInst * decode_OPU_VOP3__V_CMPX_GE_F64(MachInst)
Definition: decoder.cc:5179
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_LOG_F16
GPUStaticInst * decode_OPU_VOP3__V_LOG_F16(MachInst)
Definition: decoder.cc:6463
gem5::VegaISA::Decoder::tableSubDecode_OP_MIMG
static IsaDecodeMethod tableSubDecode_OP_MIMG[128]
Definition: gpu_decoder.hh:68
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_GET_LOD
GPUStaticInst * decode_OP_MIMG__IMAGE_GET_LOD(MachInst)
Definition: decoder.cc:9199
gem5::VegaISA::InFmt_VOP3A::CLAMP
unsigned int CLAMP
Definition: gpu_decoder.hh:1806
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_NE_I16
GPUStaticInst * decode_OPU_VOP3__V_CMPX_NE_I16(MachInst)
Definition: decoder.cc:5365
gem5::VegaISA::InFmt_MTBUF_1::TFE
unsigned int TFE
Definition: gpu_decoder.hh:1699
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_NE_I32
GPUStaticInst * decode_OPU_VOP3__V_CMP_NE_I32(MachInst)
Definition: decoder.cc:5461
gem5::VegaISA::Decoder::decode_OP_SOP2__S_BFM_B64
GPUStaticInst * decode_OP_SOP2__S_BFM_B64(MachInst)
Definition: decoder.cc:4387
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_EQ_F64
GPUStaticInst * decode_OP_VOPC__V_CMPX_EQ_F64(MachInst)
Definition: decoder.cc:12037
gem5::VegaISA::Decoder::decode_OP_SOPK__S_SETREG_B32
GPUStaticInst * decode_OP_SOPK__S_SETREG_B32(MachInst)
Definition: decoder.cc:4603
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_LT_I64
GPUStaticInst * decode_OPU_VOP3__V_CMPX_LT_I64(MachInst)
Definition: decoder.cc:5725
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_GE_I32
GPUStaticInst * decode_OP_VOPC__V_CMP_GE_I32(MachInst)
Definition: decoder.cc:12349
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_O_F32
GPUStaticInst * decode_OP_VOPC__V_CMPX_O_F32(MachInst)
Definition: decoder.cc:11875
gem5::VegaISA::Decoder::decode_OP_DS__DS_GWS_SEMA_P
GPUStaticInst * decode_OP_DS__DS_GWS_SEMA_P(MachInst)
Definition: decoder.cc:7975
gem5::VegaISA::Decoder::decode_OP_SOP1__S_WQM_B32
GPUStaticInst * decode_OP_SOP1__S_WQM_B32(MachInst)
Definition: decoder.cc:10429
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_NE_I64
GPUStaticInst * decode_OP_VOPC__V_CMP_NE_I64(MachInst)
Definition: decoder.cc:12535
gem5::VegaISA::Decoder::decode_OP_SOPC__S_CMP_LG_U32
GPUStaticInst * decode_OP_SOPC__S_CMP_LG_U32(MachInst)
Definition: decoder.cc:10759
gem5::VegaISA::Decoder::decode_OP_DS__DS_RSUB_SRC2_U64
GPUStaticInst * decode_OP_DS__DS_RSUB_SRC2_U64(MachInst)
Definition: decoder.cc:8023
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_F_F32
GPUStaticInst * decode_OPU_VOP3__V_CMPX_F_F32(MachInst)
Definition: decoder.cc:4951
gem5::VegaISA::InFmt_VINTRP::OP
unsigned int OP
Definition: gpu_decoder.hh:1782
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_SAMPLE_B_O
GPUStaticInst * decode_OP_MIMG__IMAGE_SAMPLE_B_O(MachInst)
Definition: decoder.cc:8971
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CVT_F16_U16
GPUStaticInst * decode_OPU_VOP3__V_CVT_F16_U16(MachInst)
Definition: decoder.cc:6421
gem5::VegaISA::Decoder::decode_OP_SOP1__S_WQM_B64
GPUStaticInst * decode_OP_SOP1__S_WQM_B64(MachInst)
Definition: decoder.cc:10435
gem5::VegaISA::Decoder::decode_OP_DS__DS_MSKOR_B64
GPUStaticInst * decode_OP_DS__DS_MSKOR_B64(MachInst)
Definition: decoder.cc:7615
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_NEQ_F64
GPUStaticInst * decode_OP_VOPC__V_CMP_NEQ_F64(MachInst)
Definition: decoder.cc:12007
gem5::VegaISA::Decoder::decode_OP_SOP1__S_OR_SAVEEXEC_B64
GPUStaticInst * decode_OP_SOP1__S_OR_SAVEEXEC_B64(MachInst)
Definition: decoder.cc:10591
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_FREXP_MANT_F16
GPUStaticInst * decode_OPU_VOP3__V_FREXP_MANT_F16(MachInst)
Definition: decoder.cc:6475
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_ATOMIC_AND_X2
GPUStaticInst * decode_OP_FLAT__FLAT_ATOMIC_AND_X2(MachInst)
Definition: decoder.cc:8383
gem5::VegaISA::Decoder::decode_OP_SMEM__S_SCRATCH_LOAD_DWORDX4
GPUStaticInst * decode_OP_SMEM__S_SCRATCH_LOAD_DWORDX4(MachInst)
Definition: decoder.cc:9890
gem5::VegaISA::Decoder::decode_OP_SOP1__S_XOR_SAVEEXEC_B64
GPUStaticInst * decode_OP_SOP1__S_XOR_SAVEEXEC_B64(MachInst)
Definition: decoder.cc:10597
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_SQRT_F32
GPUStaticInst * decode_OPU_VOP3__V_SQRT_F32(MachInst)
Definition: decoder.cc:6331
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_CLASS_F32
GPUStaticInst * decode_OPU_VOP3__V_CMPX_CLASS_F32(MachInst)
Definition: decoder.cc:4633
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_ATOMIC_SWAP
GPUStaticInst * decode_OP_MIMG__IMAGE_ATOMIC_SWAP(MachInst)
Definition: decoder.cc:8767
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_LT_F32
GPUStaticInst * decode_OP_VOPC__V_CMPX_LT_F32(MachInst)
Definition: decoder.cc:11839
gem5::VegaISA::Decoder::decode_OP_DS__DS_RSUB_U32
GPUStaticInst * decode_OP_DS__DS_RSUB_U32(MachInst)
Definition: decoder.cc:7213
gem5::VegaISA::Decoder::decode_OP_VOP1__V_CEIL_F64
GPUStaticInst * decode_OP_VOP1__V_CEIL_F64(MachInst)
Definition: decoder.cc:11179
gem5::VegaISA::Decoder::decode_OP_SOP2__S_BFE_U64
GPUStaticInst * decode_OP_SOP2__S_BFE_U64(MachInst)
Definition: decoder.cc:4411
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_NE_U64
GPUStaticInst * decode_OPU_VOP3__V_CMP_NE_U64(MachInst)
Definition: decoder.cc:5701
gem5::VegaISA::Decoder::decode_OP_GLOBAL__GLOBAL_LOAD_DWORDX2
GPUStaticInst * decode_OP_GLOBAL__GLOBAL_LOAD_DWORDX2(MachInst)
Definition: decoder.cc:8443
gem5::VegaISA::InFmt_SMEM_1::SOFFSET
unsigned int SOFFSET
Definition: gpu_decoder.hh:1740
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_GT_I16
GPUStaticInst * decode_OP_VOPC__V_CMPX_GT_I16(MachInst)
Definition: decoder.cc:12241
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_NLT_F16
GPUStaticInst * decode_OP_VOPC__V_CMPX_NLT_F16(MachInst)
Definition: decoder.cc:11725
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_GE_I32
GPUStaticInst * decode_OPU_VOP3__V_CMPX_GE_I32(MachInst)
Definition: decoder.cc:5563
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_LSHRREV_B64
GPUStaticInst * decode_OPU_VOP3__V_LSHRREV_B64(MachInst)
Definition: decoder.cc:7105
gem5::VegaISA::InFmt_SMEM
Definition: gpu_decoder.hh:1725
gem5::VegaISA::InFmt_EXP::COMPR
unsigned int COMPR
Definition: gpu_decoder.hh:1621
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_ATOMIC_SUB
GPUStaticInst * decode_OP_MUBUF__BUFFER_ATOMIC_SUB(MachInst)
Definition: decoder.cc:9578
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MBCNT_HI_U32_B32
GPUStaticInst * decode_OPU_VOP3__V_MBCNT_HI_U32_B32(MachInst)
Definition: decoder.cc:7093
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_LOAD_DWORDX2
GPUStaticInst * decode_OP_MUBUF__BUFFER_LOAD_DWORDX2(MachInst)
Definition: decoder.cc:9476
gem5::VegaISA::Decoder::decode_OP_SOP1__S_FF0_I32_B32
GPUStaticInst * decode_OP_SOP1__S_FF0_I32_B32(MachInst)
Definition: decoder.cc:10477
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_LOAD_DWORDX3
GPUStaticInst * decode_OP_MUBUF__BUFFER_LOAD_DWORDX3(MachInst)
Definition: decoder.cc:9482
gem5::VegaISA::InFmt_VOP2::VDST
unsigned int VDST
Definition: gpu_decoder.hh:1797
gem5::VegaISA::Decoder::decode_OP_SOP1__S_BCNT1_I32_B32
GPUStaticInst * decode_OP_SOP1__S_BCNT1_I32_B32(MachInst)
Definition: decoder.cc:10465
gem5::VegaISA::Decoder::decode_OP_SOP2__S_CBRANCH_G_FORK
GPUStaticInst * decode_OP_SOP2__S_CBRANCH_G_FORK(MachInst)
Definition: decoder.cc:4423
gem5::VegaISA::Decoder::decode_OP_SOP1__S_SETPC_B64
GPUStaticInst * decode_OP_SOP1__S_SETPC_B64(MachInst)
Definition: decoder.cc:10567
gem5::VegaISA::Decoder::decode_OP_GLOBAL__GLOBAL_STORE_SHORT
GPUStaticInst * decode_OP_GLOBAL__GLOBAL_STORE_SHORT(MachInst)
Definition: decoder.cc:8473
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_STORE_FORMAT_D16_XYZ
GPUStaticInst * decode_OP_MUBUF__BUFFER_STORE_FORMAT_D16_XYZ(MachInst)
Definition: decoder.cc:9434
gem5::VegaISA::InFmt_EXP_1::VSRC1
unsigned int VSRC1
Definition: gpu_decoder.hh:1630
gem5::VegaISA::Decoder::decode_OP_VINTRP__V_INTERP_MOV_F32
GPUStaticInst * decode_OP_VINTRP__V_INTERP_MOV_F32(MachInst)
Definition: decoder.cc:11035
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_ATOMIC_UMAX_X2
GPUStaticInst * decode_OP_MUBUF__BUFFER_ATOMIC_UMAX_X2(MachInst)
Definition: decoder.cc:9680
gem5::VegaISA::Decoder::tableSubDecode_OP_SOP1
static IsaDecodeMethod tableSubDecode_OP_SOP1[256]
Definition: gpu_decoder.hh:73
gem5::VegaISA::InFmt_MIMG_1::VDATA
unsigned int VDATA
Definition: gpu_decoder.hh:1675
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_STORE_DWORD
GPUStaticInst * decode_OP_FLAT__FLAT_STORE_DWORD(MachInst)
Definition: decoder.cc:8197
gem5::VegaISA::InFmt_MTBUF_1::SOFFSET
unsigned int SOFFSET
Definition: gpu_decoder.hh:1700
gem5::VegaISA::InFmt_EXP::pad_13_25
unsigned int pad_13_25
Definition: gpu_decoder.hh:1624
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_U_F32
GPUStaticInst * decode_OPU_VOP3__V_CMP_U_F32(MachInst)
Definition: decoder.cc:4903
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_NLG_F16
GPUStaticInst * decode_OPU_VOP3__V_CMPX_NLG_F16(MachInst)
Definition: decoder.cc:4819
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_ATOMIC_ADD_X2
GPUStaticInst * decode_OP_MUBUF__BUFFER_ATOMIC_ADD_X2(MachInst)
Definition: decoder.cc:9650
gem5::VegaISA::Decoder::decode_OP_VOP1__V_CVT_F32_F64
GPUStaticInst * decode_OP_VOP1__V_CVT_F32_F64(MachInst)
Definition: decoder.cc:11125
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_NE_I32
GPUStaticInst * decode_OP_VOPC__V_CMP_NE_I32(MachInst)
Definition: decoder.cc:12343
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_RCP_F64
GPUStaticInst * decode_OPU_VOP3__V_RCP_F64(MachInst)
Definition: decoder.cc:6319
gem5::VegaISA::Decoder::decode_OP_SCRATCH__SCRATCH_LOAD_UBYTE_D16
GPUStaticInst * decode_OP_SCRATCH__SCRATCH_LOAD_UBYTE_D16(MachInst)
Definition: decoder.cc:9812
gem5::VegaISA::Decoder::decode_OP_SOP1__S_MOVRELD_B32
GPUStaticInst * decode_OP_SOP1__S_MOVRELD_B32(MachInst)
Definition: decoder.cc:10657
gem5::VegaISA::Decoder::decode_OP_DS__DS_READ2ST64_B64
GPUStaticInst * decode_OP_DS__DS_READ2ST64_B64(MachInst)
Definition: decoder.cc:7843
gem5::VegaISA::Decoder::decode_OP_DS__DS_AND_B32
GPUStaticInst * decode_OP_DS__DS_AND_B32(MachInst)
Definition: decoder.cc:7255
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_LT_F64
GPUStaticInst * decode_OPU_VOP3__V_CMPX_LT_F64(MachInst)
Definition: decoder.cc:5149
gem5::VegaISA::Decoder::decode_OP_GLOBAL__GLOBAL_STORE_DWORDX4
GPUStaticInst * decode_OP_GLOBAL__GLOBAL_STORE_DWORDX4(MachInst)
Definition: decoder.cc:8503
gem5::VegaISA::InFmt_FLAT_1::ADDR
unsigned int ADDR
Definition: gpu_decoder.hh:1647
gem5::VegaISA::Decoder::decode_OP_SOPK__S_MOVK_I32
GPUStaticInst * decode_OP_SOPK__S_MOVK_I32(MachInst)
Definition: decoder.cc:4495
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_SUB_F32
GPUStaticInst * decode_OPU_VOP3__V_SUB_F32(MachInst)
Definition: decoder.cc:5827
gem5::VegaISA::Decoder::decode_OP_SMEM__S_BUFFER_ATOMIC_INC
GPUStaticInst * decode_OP_SMEM__S_BUFFER_ATOMIC_INC(MachInst)
Definition: decoder.cc:10147
gem5::VegaISA::Decoder::subDecode_OP_SOP1
GPUStaticInst * subDecode_OP_SOP1(MachInst)
Definition: decoder.cc:3746
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_PKNORM_I16_F16
GPUStaticInst * decode_OPU_VOP3__V_PKNORM_I16_F16(MachInst)
Definition: decoder.cc:7159
gem5::VegaISA::Decoder::decode_OP_VOP2__V_MUL_U32_U24
GPUStaticInst * decode_OP_VOP2__V_MUL_U32_U24(MachInst)
Definition: decoder.cc:3895
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_LOAD_FORMAT_X
GPUStaticInst * decode_OP_MUBUF__BUFFER_LOAD_FORMAT_X(MachInst)
Definition: decoder.cc:9350
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_NGE_F32
GPUStaticInst * decode_OP_VOPC__V_CMP_NGE_F32(MachInst)
Definition: decoder.cc:11791
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_LOAD_UBYTE_D16_HI
GPUStaticInst * decode_OP_FLAT__FLAT_LOAD_UBYTE_D16_HI(MachInst)
Definition: decoder.cc:8227
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CVT_F32_F16
GPUStaticInst * decode_OPU_VOP3__V_CVT_F32_F16(MachInst)
Definition: decoder.cc:6163
gem5::VegaISA::Decoder::decode_OP_SOPP__S_SET_GPR_IDX_MODE
GPUStaticInst * decode_OP_SOPP__S_SET_GPR_IDX_MODE(MachInst)
Definition: decoder.cc:11011
gem5::VegaISA::Decoder::decode_OP_VOP1__V_FLOOR_F64
GPUStaticInst * decode_OP_VOP1__V_FLOOR_F64(MachInst)
Definition: decoder.cc:11191
gem5::VegaISA::Decoder::decode_OP_VOP1__V_TRUNC_F64
GPUStaticInst * decode_OP_VOP1__V_TRUNC_F64(MachInst)
Definition: decoder.cc:11173
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_ATOMIC_SUB_X2
GPUStaticInst * decode_OP_FLAT__FLAT_ATOMIC_SUB_X2(MachInst)
Definition: decoder.cc:8353
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_NLE_F64
GPUStaticInst * decode_OPU_VOP3__V_CMPX_NLE_F64(MachInst)
Definition: decoder.cc:5215
gem5::VegaISA::Decoder::decode_OP_VOP1__V_CEIL_F16
GPUStaticInst * decode_OP_VOP1__V_CEIL_F16(MachInst)
Definition: decoder.cc:11437
gem5::VegaISA::Decoder::decode_OP_SMEM__S_BUFFER_ATOMIC_SMIN_X2
GPUStaticInst * decode_OP_SMEM__S_BUFFER_ATOMIC_SMIN_X2(MachInst)
Definition: decoder.cc:10183
gem5::VegaISA::Decoder::decode_OP_SOPP__S_BARRIER
GPUStaticInst * decode_OP_SOPP__S_BARRIER(MachInst)
Definition: decoder.cc:10897
gem5::VegaISA::Decoder::decode_OP_VOP2__V_MAX_I32
GPUStaticInst * decode_OP_VOP2__V_MAX_I32(MachInst)
Definition: decoder.cc:3925
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_TRUNC_F32
GPUStaticInst * decode_OPU_VOP3__V_TRUNC_F32(MachInst)
Definition: decoder.cc:6265
gem5::VegaISA::Decoder::decode_OP_VOP3P__V_PK_MUL_F16
GPUStaticInst * decode_OP_VOP3P__V_PK_MUL_F16(MachInst)
Definition: decoder.cc:12793
gem5::VegaISA::Decoder::decode_OP_SOP1__S_MOVRELS_B64
GPUStaticInst * decode_OP_SOP1__S_MOVRELS_B64(MachInst)
Definition: decoder.cc:10651
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_ATOMIC_SWAP
GPUStaticInst * decode_OP_FLAT__FLAT_ATOMIC_SWAP(MachInst)
Definition: decoder.cc:8257
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_F_F64
GPUStaticInst * decode_OPU_VOP3__V_CMP_F_F64(MachInst)
Definition: decoder.cc:5047
gem5::VegaISA::Decoder::decode_OP_DS__DS_WRITE_B8_D16_HI
GPUStaticInst * decode_OP_DS__DS_WRITE_B8_D16_HI(MachInst)
Definition: decoder.cc:7663
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_GE_U16
GPUStaticInst * decode_OP_VOPC__V_CMP_GE_U16(MachInst)
Definition: decoder.cc:12205
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MAD_U16
GPUStaticInst * decode_OPU_VOP3__V_MAD_U16(MachInst)
Definition: decoder.cc:6949
gem5::VegaISA::Decoder::decode_OP_DS__DS_MAX_SRC2_U32
GPUStaticInst * decode_OP_DS__DS_MAX_SRC2_U32(MachInst)
Definition: decoder.cc:7903
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MOV_FED_B32
GPUStaticInst * decode_OPU_VOP3__V_MOV_FED_B32(MachInst)
Definition: decoder.cc:6151
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_F_I64
GPUStaticInst * decode_OP_VOPC__V_CMP_F_I64(MachInst)
Definition: decoder.cc:12505
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_LSHL_ADD_U32
GPUStaticInst * decode_OPU_VOP3__V_LSHL_ADD_U32(MachInst)
Definition: decoder.cc:6907
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_U_F32
GPUStaticInst * decode_OP_VOPC__V_CMPX_U_F32(MachInst)
Definition: decoder.cc:11881
gem5::VegaISA::Decoder::decode_OP_MTBUF__TBUFFER_STORE_FORMAT_X
GPUStaticInst * decode_OP_MTBUF__TBUFFER_STORE_FORMAT_X(MachInst)
Definition: decoder.cc:9277
gem5::VegaISA::Decoder::decode_OP_SMEM__S_ATOMIC_UMAX
GPUStaticInst * decode_OP_SMEM__S_ATOMIC_UMAX(MachInst)
Definition: decoder.cc:10279
gem5::VegaISA::Decoder::decode_OP_DS__DS_READ2_B32
GPUStaticInst * decode_OP_DS__DS_READ2_B32(MachInst)
Definition: decoder.cc:7489
gem5::VegaISA::InFmt_MTBUF::IDXEN
unsigned int IDXEN
Definition: gpu_decoder.hh:1685
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_TRU_F16
GPUStaticInst * decode_OP_VOPC__V_CMPX_TRU_F16(MachInst)
Definition: decoder.cc:11731
gem5::VegaISA::Decoder::decode_OP_VOP1__V_CVT_U32_F64
GPUStaticInst * decode_OP_VOP1__V_CVT_U32_F64(MachInst)
Definition: decoder.cc:11161
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_NE_U32
GPUStaticInst * decode_OP_VOPC__V_CMP_NE_U32(MachInst)
Definition: decoder.cc:12391
gem5::VegaISA::InstFormat::imm_f32
float imm_f32
Definition: gpu_decoder.hh:1937
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_O_F16
GPUStaticInst * decode_OP_VOPC__V_CMPX_O_F16(MachInst)
Definition: decoder.cc:11683
gem5::VegaISA::Decoder::decode_OP_SMEM__S_SCRATCH_STORE_DWORDX2
GPUStaticInst * decode_OP_SMEM__S_SCRATCH_STORE_DWORDX2(MachInst)
Definition: decoder.cc:9950
gem5::VegaISA::InstFormat::iFmt_VOP3P
InFmt_VOP3P iFmt_VOP3P
Definition: gpu_decoder.hh:1934
gem5::VegaISA::InFmt_MUBUF_1::SRSRC
unsigned int SRSRC
Definition: gpu_decoder.hh:1719
gem5::VegaISA::InFmt_SOP1::OP
unsigned int OP
Definition: gpu_decoder.hh:1745
gem5::VegaISA::Decoder::decode_OP_SMEM__S_ATOMIC_OR
GPUStaticInst * decode_OP_SMEM__S_ATOMIC_OR(MachInst)
Definition: decoder.cc:10291
gem5::VegaISA::Decoder::decode_OP_DS__DS_MIN_F32
GPUStaticInst * decode_OP_DS__DS_MIN_F32(MachInst)
Definition: decoder.cc:7309
gem5::VegaISA::Decoder::decode_OP_DS__DS_PERMUTE_B32
GPUStaticInst * decode_OP_DS__DS_PERMUTE_B32(MachInst)
Definition: decoder.cc:7531
gem5::VegaISA::Decoder::decode_OP_SMEM__S_BUFFER_ATOMIC_DEC_X2
GPUStaticInst * decode_OP_SMEM__S_BUFFER_ATOMIC_DEC_X2(MachInst)
Definition: decoder.cc:10231
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_ATOMIC_INC
GPUStaticInst * decode_OP_MIMG__IMAGE_ATOMIC_INC(MachInst)
Definition: decoder.cc:8833
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_RSQ_F64
GPUStaticInst * decode_OPU_VOP3__V_RSQ_F64(MachInst)
Definition: decoder.cc:6325
gem5::VegaISA::Decoder::decode_OP_DS__DS_MAX_F64
GPUStaticInst * decode_OP_DS__DS_MAX_F64(MachInst)
Definition: decoder.cc:7657
gem5::VegaISA::Decoder::decode_OP_SOP1__S_SEXT_I32_I16
GPUStaticInst * decode_OP_SOP1__S_SEXT_I32_I16(MachInst)
Definition: decoder.cc:10531
gem5::VegaISA::Decoder::decode_OP_SOP2__S_BFE_I64
GPUStaticInst * decode_OP_SOP2__S_BFE_I64(MachInst)
Definition: decoder.cc:4417
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_LOAD_SHORT_D16
GPUStaticInst * decode_OP_FLAT__FLAT_LOAD_SHORT_D16(MachInst)
Definition: decoder.cc:8245
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_TRU_F64
GPUStaticInst * decode_OP_VOPC__V_CMPX_TRU_F64(MachInst)
Definition: decoder.cc:12115
gem5::VegaISA::Decoder::decode_OP_DS__DS_MAX_RTN_I32
GPUStaticInst * decode_OP_DS__DS_MAX_RTN_I32(MachInst)
Definition: decoder.cc:7387
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CVT_PKNORM_U16_F32
GPUStaticInst * decode_OPU_VOP3__V_CVT_PKNORM_U16_F32(MachInst)
Definition: decoder.cc:7135
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_LOAD_DWORDX4
GPUStaticInst * decode_OP_FLAT__FLAT_LOAD_DWORDX4(MachInst)
Definition: decoder.cc:8167
gem5::VegaISA::Decoder::decode_OP_VOP1__V_CVT_F32_F16
GPUStaticInst * decode_OP_VOP1__V_CVT_F32_F16(MachInst)
Definition: decoder.cc:11101
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_EQ_F32
GPUStaticInst * decode_OP_VOPC__V_CMP_EQ_F32(MachInst)
Definition: decoder.cc:11749
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_U_F64
GPUStaticInst * decode_OPU_VOP3__V_CMPX_U_F64(MachInst)
Definition: decoder.cc:5191
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MAD_F32
GPUStaticInst * decode_OPU_VOP3__V_MAD_F32(MachInst)
Definition: decoder.cc:6547
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_FRACT_F32
GPUStaticInst * decode_OPU_VOP3__V_FRACT_F32(MachInst)
Definition: decoder.cc:6259
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_ATOMIC_OR
GPUStaticInst * decode_OP_FLAT__FLAT_ATOMIC_OR(MachInst)
Definition: decoder.cc:8311
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_NLG_F32
GPUStaticInst * decode_OPU_VOP3__V_CMP_NLG_F32(MachInst)
Definition: decoder.cc:4915
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_FREXP_EXP_I32_F32
GPUStaticInst * decode_OPU_VOP3__V_FREXP_EXP_I32_F32(MachInst)
Definition: decoder.cc:6403
gem5::VegaISA::InFmt_VOP_DPP::ROW_MASK
unsigned int ROW_MASK
Definition: gpu_decoder.hh:1844
gem5::VegaISA::InFmt_SOPP::SIMM16
unsigned int SIMM16
Definition: gpu_decoder.hh:1773
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_SUBB_CO_U32
GPUStaticInst * decode_OPU_VOP3__V_SUBB_CO_U32(MachInst)
Definition: decoder.cc:5977
gem5::VegaISA::Decoder::decode_OP_DS__DS_MAX_SRC2_F64
GPUStaticInst * decode_OP_DS__DS_MAX_SRC2_F64(MachInst)
Definition: decoder.cc:8095
gem5::VegaISA::InFmt_SOPP::OP
unsigned int OP
Definition: gpu_decoder.hh:1774
gem5::VegaISA::Decoder::decode_OP_SOP2__S_BFM_B32
GPUStaticInst * decode_OP_SOP2__S_BFM_B32(MachInst)
Definition: decoder.cc:4381
gem5::VegaISA::Decoder::decode_OP_SMEM__S_LOAD_DWORD
GPUStaticInst * decode_OP_SMEM__S_LOAD_DWORD(MachInst)
Definition: decoder.cc:9848
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_SAMPLE_CL
GPUStaticInst * decode_OP_MIMG__IMAGE_SAMPLE_CL(MachInst)
Definition: decoder.cc:8851
gem5::VegaISA::Decoder::decode_OP_GLOBAL__GLOBAL_LOAD_SSHORT
GPUStaticInst * decode_OP_GLOBAL__GLOBAL_LOAD_SSHORT(MachInst)
Definition: decoder.cc:8431
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_LSHL_OR_B32
GPUStaticInst * decode_OPU_VOP3__V_LSHL_OR_B32(MachInst)
Definition: decoder.cc:6925
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_F_U16
GPUStaticInst * decode_OPU_VOP3__V_CMP_F_U16(MachInst)
Definition: decoder.cc:5287
gem5::VegaISA::InFmt_VOP3P_1::OPSEL_HI
unsigned int OPSEL_HI
Definition: gpu_decoder.hh:1899
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_T_I64
GPUStaticInst * decode_OP_VOPC__V_CMPX_T_I64(MachInst)
Definition: decoder.cc:12643
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_O_F64
GPUStaticInst * decode_OP_VOPC__V_CMPX_O_F64(MachInst)
Definition: decoder.cc:12067
gem5::VegaISA::Decoder::tableSubDecode_OPU_VOP3
static IsaDecodeMethod tableSubDecode_OPU_VOP3[768]
Definition: gpu_decoder.hh:64
gem5::VegaISA::Decoder::decode_OP_SMEM__S_ATOMIC_AND_X2
GPUStaticInst * decode_OP_SMEM__S_ATOMIC_AND_X2(MachInst)
Definition: decoder.cc:10363
gem5::VegaISA::Decoder::decode_OP_SMEM__S_MEMREALTIME
GPUStaticInst * decode_OP_SMEM__S_MEMREALTIME(MachInst)
Definition: decoder.cc:10051
gem5::VegaISA::Decoder::decode_OP_SMEM__S_SCRATCH_LOAD_DWORDX2
GPUStaticInst * decode_OP_SMEM__S_SCRATCH_LOAD_DWORDX2(MachInst)
Definition: decoder.cc:9884
gem5::VegaISA::Decoder::decode_OP_VOP3P__V_PK_MAX_U16
GPUStaticInst * decode_OP_VOP3P__V_PK_MAX_U16(MachInst)
Definition: decoder.cc:12769
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_NLG_F64
GPUStaticInst * decode_OP_VOPC__V_CMPX_NLG_F64(MachInst)
Definition: decoder.cc:12085
gem5::VegaISA::Decoder::decode_OP_MTBUF__TBUFFER_STORE_FORMAT_XYZ
GPUStaticInst * decode_OP_MTBUF__TBUFFER_STORE_FORMAT_XYZ(MachInst)
Definition: decoder.cc:9289
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_U_F64
GPUStaticInst * decode_OPU_VOP3__V_CMP_U_F64(MachInst)
Definition: decoder.cc:5095
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_ATOMIC_SWAP_X2
GPUStaticInst * decode_OP_MUBUF__BUFFER_ATOMIC_SWAP_X2(MachInst)
Definition: decoder.cc:9638
gem5::VegaISA::Decoder::decode_OP_VOP1__V_NOP
GPUStaticInst * decode_OP_VOP1__V_NOP(MachInst)
Definition: decoder.cc:11041
gem5::VegaISA::InFmt_MUBUF::GLC
unsigned int GLC
Definition: gpu_decoder.hh:1707
gem5::VegaISA::Decoder::decode_OP_VOP3P__V_PK_LSHRREV_B16
GPUStaticInst * decode_OP_VOP3P__V_PK_LSHRREV_B16(MachInst)
Definition: decoder.cc:12727
gem5::VegaISA::Decoder::decode_OP_DS__DS_MAX_RTN_F64
GPUStaticInst * decode_OP_DS__DS_MAX_RTN_F64(MachInst)
Definition: decoder.cc:7825
gem5::VegaISA::Decoder::decode_OP_SOPC__S_CMP_EQ_U64
GPUStaticInst * decode_OP_SOPC__S_CMP_EQ_U64(MachInst)
Definition: decoder.cc:10825
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_F_I32
GPUStaticInst * decode_OP_VOPC__V_CMP_F_I32(MachInst)
Definition: decoder.cc:12313
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_LT_I32
GPUStaticInst * decode_OPU_VOP3__V_CMPX_LT_I32(MachInst)
Definition: decoder.cc:5533
gem5::VegaISA::Decoder::decode_OP_SOPP__S_SETHALT
GPUStaticInst * decode_OP_SOPP__S_SETHALT(MachInst)
Definition: decoder.cc:10915
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_NEQ_F64
GPUStaticInst * decode_OP_VOPC__V_CMPX_NEQ_F64(MachInst)
Definition: decoder.cc:12103
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CVT_RPI_I32_F32
GPUStaticInst * decode_OPU_VOP3__V_CVT_RPI_I32_F32(MachInst)
Definition: decoder.cc:6169
gem5::VegaISA::InFmt_MTBUF::OFFEN
unsigned int OFFEN
Definition: gpu_decoder.hh:1684
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_FREXP_EXP_I16_F16
GPUStaticInst * decode_OPU_VOP3__V_FREXP_EXP_I16_F16(MachInst)
Definition: decoder.cc:6481
gem5::VegaISA::Decoder::decode_OP_DS__DS_ORDERED_COUNT
GPUStaticInst * decode_OP_DS__DS_ORDERED_COUNT(MachInst)
Definition: decoder.cc:8005
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_LOAD_UBYTE
GPUStaticInst * decode_OP_FLAT__FLAT_LOAD_UBYTE(MachInst)
Definition: decoder.cc:8125
gem5::VegaISA::InstFormat::iFmt_VINTRP
InFmt_VINTRP iFmt_VINTRP
Definition: gpu_decoder.hh:1924
gem5::VegaISA::Decoder::decode_OP_SOP2__S_LSHL_B64
GPUStaticInst * decode_OP_SOP2__S_LSHL_B64(MachInst)
Definition: decoder.cc:4351
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_LOAD_SSHORT
GPUStaticInst * decode_OP_MUBUF__BUFFER_LOAD_SSHORT(MachInst)
Definition: decoder.cc:9464
gem5::VegaISA::InFmt_VOP_SDWAB::SRC1_NEG
unsigned int SRC1_NEG
Definition: gpu_decoder.hh:1879
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_SAMPLE_D_O
GPUStaticInst * decode_OP_MIMG__IMAGE_SAMPLE_D_O(MachInst)
Definition: decoder.cc:8953
gem5::VegaISA::Decoder::decode_OP_VOP1__V_RSQ_F32
GPUStaticInst * decode_OP_VOP1__V_RSQ_F32(MachInst)
Definition: decoder.cc:11251
gem5::VegaISA::InFmt_VOP3A::OPSEL
unsigned int OPSEL
Definition: gpu_decoder.hh:1805
gem5::VegaISA::Decoder::decode_OP_VOP1__V_CVT_F64_F32
GPUStaticInst * decode_OP_VOP1__V_CVT_F64_F32(MachInst)
Definition: decoder.cc:11131
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_NEQ_F32
GPUStaticInst * decode_OP_VOPC__V_CMPX_NEQ_F32(MachInst)
Definition: decoder.cc:11911
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_LOAD_SBYTE_D16
GPUStaticInst * decode_OP_MUBUF__BUFFER_LOAD_SBYTE_D16(MachInst)
Definition: decoder.cc:9990
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_LOAD_SHORT_D16_HI
GPUStaticInst * decode_OP_FLAT__FLAT_LOAD_SHORT_D16_HI(MachInst)
Definition: decoder.cc:8251
gem5::VegaISA::Decoder::decode_OP_SMEM__S_SCRATCH_STORE_DWORDX4
GPUStaticInst * decode_OP_SMEM__S_SCRATCH_STORE_DWORDX4(MachInst)
Definition: decoder.cc:9956
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_FREXP_EXP_I32_F64
GPUStaticInst * decode_OPU_VOP3__V_FREXP_EXP_I32_F64(MachInst)
Definition: decoder.cc:6385
gem5::VegaISA::Decoder::decode_OP_SOPP__S_CBRANCH_CDBGSYS_OR_USER
GPUStaticInst * decode_OP_SOPP__S_CBRANCH_CDBGSYS_OR_USER(MachInst)
Definition: decoder.cc:10987
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_BCNT_U32_B32
GPUStaticInst * decode_OPU_VOP3__V_BCNT_U32_B32(MachInst)
Definition: decoder.cc:7081
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_LE_F16
GPUStaticInst * decode_OP_VOPC__V_CMPX_LE_F16(MachInst)
Definition: decoder.cc:11659
gem5::VegaISA::Decoder::decode_OP_SOPP__S_TRAP
GPUStaticInst * decode_OP_SOPP__S_TRAP(MachInst)
Definition: decoder.cc:10945
gem5::VegaISA::Decoder::decode_OP_SCRATCH__SCRATCH_LOAD_SBYTE_D16_HI
GPUStaticInst * decode_OP_SCRATCH__SCRATCH_LOAD_SBYTE_D16_HI(MachInst)
Definition: decoder.cc:9830
gem5::VegaISA::Decoder::decode_OP_DS__DS_MIN_SRC2_I32
GPUStaticInst * decode_OP_DS__DS_MIN_SRC2_I32(MachInst)
Definition: decoder.cc:7885
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_GE_U16
GPUStaticInst * decode_OPU_VOP3__V_CMP_GE_U16(MachInst)
Definition: decoder.cc:5323
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_NLE_F64
GPUStaticInst * decode_OP_VOPC__V_CMP_NLE_F64(MachInst)
Definition: decoder.cc:12001
gem5::VegaISA::InFmt_VOP_SDWA::SRC0_NEG
unsigned int SRC0_NEG
Definition: gpu_decoder.hh:1855
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_LE_I64
GPUStaticInst * decode_OP_VOPC__V_CMPX_LE_I64(MachInst)
Definition: decoder.cc:12619
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_T_U64
GPUStaticInst * decode_OPU_VOP3__V_CMP_T_U64(MachInst)
Definition: decoder.cc:5713
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MAX3_U32
GPUStaticInst * decode_OPU_VOP3__V_MAX3_U32(MachInst)
Definition: decoder.cc:6667
gem5::VegaISA::Decoder::decode_OP_SOP2__S_XOR_B64
GPUStaticInst * decode_OP_SOP2__S_XOR_B64(MachInst)
Definition: decoder.cc:4279
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_LG_F16
GPUStaticInst * decode_OPU_VOP3__V_CMP_LG_F16(MachInst)
Definition: decoder.cc:4693
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_GE_F32
GPUStaticInst * decode_OPU_VOP3__V_CMPX_GE_F32(MachInst)
Definition: decoder.cc:4987
gem5::VegaISA::Decoder::decode_OP_SOP2__S_XOR_B32
GPUStaticInst * decode_OP_SOP2__S_XOR_B32(MachInst)
Definition: decoder.cc:4273
gem5::VegaISA::Decoder::decode_OP_SOPP__S_DECPERFLEVEL
GPUStaticInst * decode_OP_SOPP__S_DECPERFLEVEL(MachInst)
Definition: decoder.cc:10963
gem5::VegaISA::Decoder::decode_OP_DS__DS_WRITE2_B32
GPUStaticInst * decode_OP_DS__DS_WRITE2_B32(MachInst)
Definition: decoder.cc:7285
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_LSHLREV_B16
GPUStaticInst * decode_OPU_VOP3__V_LSHLREV_B16(MachInst)
Definition: decoder.cc:6043
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MIN3_I16
GPUStaticInst * decode_OPU_VOP3__V_MIN3_I16(MachInst)
Definition: decoder.cc:6859
gem5::VegaISA::Decoder::decode_OP_SMEM__S_ATOMIC_SMIN_X2
GPUStaticInst * decode_OP_SMEM__S_ATOMIC_SMIN_X2(MachInst)
Definition: decoder.cc:10339
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_ATOMIC_CMPSWAP
GPUStaticInst * decode_OP_MUBUF__BUFFER_ATOMIC_CMPSWAP(MachInst)
Definition: decoder.cc:9566
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CUBEMA_F32
GPUStaticInst * decode_OPU_VOP3__V_CUBEMA_F32(MachInst)
Definition: decoder.cc:6583
gem5::VegaISA::Decoder::decode_OP_SCRATCH__SCRATCH_STORE_DWORDX2
GPUStaticInst * decode_OP_SCRATCH__SCRATCH_STORE_DWORDX2(MachInst)
Definition: decoder.cc:9794
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_EQ_U32
GPUStaticInst * decode_OPU_VOP3__V_CMP_EQ_U32(MachInst)
Definition: decoder.cc:5491
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_LOAD_UBYTE_D16
GPUStaticInst * decode_OP_FLAT__FLAT_LOAD_UBYTE_D16(MachInst)
Definition: decoder.cc:8221
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_GT_I32
GPUStaticInst * decode_OP_VOPC__V_CMP_GT_I32(MachInst)
Definition: decoder.cc:12337
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_STORE_MIP_PCK
GPUStaticInst * decode_OP_MIMG__IMAGE_STORE_MIP_PCK(MachInst)
Definition: decoder.cc:8755
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_GE_U64
GPUStaticInst * decode_OPU_VOP3__V_CMP_GE_U64(MachInst)
Definition: decoder.cc:5707
gem5::VegaISA::InstFormat::imm_u32
uint32_t imm_u32
Definition: gpu_decoder.hh:1936
gem5::VegaISA::InFmt_SOP1::SSRC0
unsigned int SSRC0
Definition: gpu_decoder.hh:1744
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CNDMASK_B32
GPUStaticInst * decode_OPU_VOP3__V_CNDMASK_B32(MachInst)
Definition: decoder.cc:5815
gem5::VegaISA::InFmt_MUBUF::OFFSET
unsigned int OFFSET
Definition: gpu_decoder.hh:1704
gem5::VegaISA::InFmt_SOPC::SSRC1
unsigned int SSRC1
Definition: gpu_decoder.hh:1760
gem5::VegaISA::InFmt_SMEM::ENCODING
unsigned int ENCODING
Definition: gpu_decoder.hh:1734
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_LOAD_SHORT_D16
GPUStaticInst * decode_OP_MUBUF__BUFFER_LOAD_SHORT_D16(MachInst)
Definition: decoder.cc:10000
gem5::VegaISA::Decoder::decode_OP_DS__DS_MAX_RTN_F32
GPUStaticInst * decode_OP_DS__DS_MAX_RTN_F32(MachInst)
Definition: decoder.cc:7465
gem5::VegaISA::Decoder::decode_OP_SOP2__S_LSHL3_ADD_U32
GPUStaticInst * decode_OP_SOP2__S_LSHL3_ADD_U32(MachInst)
Definition: decoder.cc:4465
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_F_I64
GPUStaticInst * decode_OP_VOPC__V_CMPX_F_I64(MachInst)
Definition: decoder.cc:12601
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_GT_U16
GPUStaticInst * decode_OPU_VOP3__V_CMPX_GT_U16(MachInst)
Definition: decoder.cc:5407
gem5::VegaISA::Decoder::decode_OP_VINTRP__V_INTERP_P1_F32
GPUStaticInst * decode_OP_VINTRP__V_INTERP_P1_F32(MachInst)
Definition: decoder.cc:11023
gem5::VegaISA::Decoder::decode_OP_SOPP__S_WAITCNT
GPUStaticInst * decode_OP_SOPP__S_WAITCNT(MachInst)
Definition: decoder.cc:10909
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_FRACT_F64
GPUStaticInst * decode_OPU_VOP3__V_FRACT_F64(MachInst)
Definition: decoder.cc:6397
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_GT_U32
GPUStaticInst * decode_OPU_VOP3__V_CMP_GT_U32(MachInst)
Definition: decoder.cc:5503
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MIN_U16
GPUStaticInst * decode_OPU_VOP3__V_MIN_U16(MachInst)
Definition: decoder.cc:6085
gem5::VegaISA::InstFormat::iFmt_SOPP
InFmt_SOPP iFmt_SOPP
Definition: gpu_decoder.hh:1923
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_STORE_DWORDX3
GPUStaticInst * decode_OP_MUBUF__BUFFER_STORE_DWORDX3(MachInst)
Definition: decoder.cc:9530
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_INTERP_P2_F16
GPUStaticInst * decode_OPU_VOP3__V_INTERP_P2_F16(MachInst)
Definition: decoder.cc:7009
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_ATOMIC_SUB
GPUStaticInst * decode_OP_FLAT__FLAT_ATOMIC_SUB(MachInst)
Definition: decoder.cc:8275
gem5::VegaISA::Decoder::decode_OP_VOP3P__V_PK_ADD_U16
GPUStaticInst * decode_OP_VOP3P__V_PK_ADD_U16(MachInst)
Definition: decoder.cc:12757
gem5::VegaISA::Decoder::decode_OP_DS__DS_ADD_F32
GPUStaticInst * decode_OP_DS__DS_ADD_F32(MachInst)
Definition: decoder.cc:7327
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_LG_F16
GPUStaticInst * decode_OP_VOPC__V_CMPX_LG_F16(MachInst)
Definition: decoder.cc:11671
gem5::VegaISA::Decoder::decode_OP_VOP1__V_CVT_U32_F32
GPUStaticInst * decode_OP_VOP1__V_CVT_U32_F32(MachInst)
Definition: decoder.cc:11083
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_COS_F16
GPUStaticInst * decode_OPU_VOP3__V_COS_F16(MachInst)
Definition: decoder.cc:6523
gem5::VegaISA::InFmt_VOP_DPP::DPP_CTRL
unsigned int DPP_CTRL
Definition: gpu_decoder.hh:1836
gem5::VegaISA::Decoder::decode_OP_SMEM__S_ATOMIC_CMPSWAP_X2
GPUStaticInst * decode_OP_SMEM__S_ATOMIC_CMPSWAP_X2(MachInst)
Definition: decoder.cc:10321
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_LOAD_DWORDX4
GPUStaticInst * decode_OP_MUBUF__BUFFER_LOAD_DWORDX4(MachInst)
Definition: decoder.cc:9488
gem5::VegaISA::Decoder::decode_OP_SMEM__S_DCACHE_DISCARD
GPUStaticInst * decode_OP_SMEM__S_DCACHE_DISCARD(MachInst)
Definition: decoder.cc:10069
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_ATOMIC_CMPSWAP
GPUStaticInst * decode_OP_FLAT__FLAT_ATOMIC_CMPSWAP(MachInst)
Definition: decoder.cc:8263
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CUBEID_F32
GPUStaticInst * decode_OPU_VOP3__V_CUBEID_F32(MachInst)
Definition: decoder.cc:6565
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_F_I64
GPUStaticInst * decode_OPU_VOP3__V_CMPX_F_I64(MachInst)
Definition: decoder.cc:5719
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_EQ_I32
GPUStaticInst * decode_OPU_VOP3__V_CMP_EQ_I32(MachInst)
Definition: decoder.cc:5443
gem5::VegaISA::Decoder::decode_OP_DS__DS_DEC_U64
GPUStaticInst * decode_OP_DS__DS_DEC_U64(MachInst)
Definition: decoder.cc:7567
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_NE_I16
GPUStaticInst * decode_OP_VOPC__V_CMP_NE_I16(MachInst)
Definition: decoder.cc:12151
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_F_I32
GPUStaticInst * decode_OPU_VOP3__V_CMP_F_I32(MachInst)
Definition: decoder.cc:5431
gem5::VegaISA::Decoder::decode_OP_VOP1__V_SIN_F16
GPUStaticInst * decode_OP_VOP1__V_SIN_F16(MachInst)
Definition: decoder.cc:11461
gem5::VegaISA::Decoder::decode_OP_SOPK__S_SETREG_IMM32_B32
GPUStaticInst * decode_OP_SOPK__S_SETREG_IMM32_B32(MachInst)
Definition: decoder.cc:4609
gem5::VegaISA::InFmt_VOP_DPP::pad_17_18
unsigned int pad_17_18
Definition: gpu_decoder.hh:1837
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_LE_F32
GPUStaticInst * decode_OPU_VOP3__V_CMPX_LE_F32(MachInst)
Definition: decoder.cc:4969
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_NGT_F16
GPUStaticInst * decode_OP_VOPC__V_CMPX_NGT_F16(MachInst)
Definition: decoder.cc:11707
gem5::VegaISA::InFmt_VOP3P::OPSEL_HI2
unsigned int OPSEL_HI2
Definition: gpu_decoder.hh:1889
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_WBINVL1_VOL
GPUStaticInst * decode_OP_MUBUF__BUFFER_WBINVL1_VOL(MachInst)
Definition: decoder.cc:9554
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_U_F16
GPUStaticInst * decode_OP_VOPC__V_CMP_U_F16(MachInst)
Definition: decoder.cc:11593
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_RSQ_F16
GPUStaticInst * decode_OPU_VOP3__V_RSQ_F16(MachInst)
Definition: decoder.cc:6457
gem5::VegaISA::Decoder::decode_OP_SMEM__S_BUFFER_ATOMIC_UMAX
GPUStaticInst * decode_OP_SMEM__S_BUFFER_ATOMIC_UMAX(MachInst)
Definition: decoder.cc:10123
gem5::VegaISA::InFmt_SMEM::OP
unsigned int OP
Definition: gpu_decoder.hh:1733
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_LOAD_FORMAT_D16_XY
GPUStaticInst * decode_OP_MUBUF__BUFFER_LOAD_FORMAT_D16_XY(MachInst)
Definition: decoder.cc:9404
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MED3_F16
GPUStaticInst * decode_OPU_VOP3__V_MED3_F16(MachInst)
Definition: decoder.cc:6889
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_LOAD_FORMAT_D16_XYZ
GPUStaticInst * decode_OP_MUBUF__BUFFER_LOAD_FORMAT_D16_XYZ(MachInst)
Definition: decoder.cc:9410
gem5::VegaISA::Decoder::decode_OP_SOP1__S_BCNT0_I32_B32
GPUStaticInst * decode_OP_SOP1__S_BCNT0_I32_B32(MachInst)
Definition: decoder.cc:10453
gem5::VegaISA::Decoder::subDecode_OP_SMEM
GPUStaticInst * subDecode_OP_SMEM(MachInst)
Definition: decoder.cc:3770
gem5::VegaISA::Decoder::decode_OP_SOP2__S_LSHR_B64
GPUStaticInst * decode_OP_SOP2__S_LSHR_B64(MachInst)
Definition: decoder.cc:4363
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_LE_F32
GPUStaticInst * decode_OP_VOPC__V_CMP_LE_F32(MachInst)
Definition: decoder.cc:11755
gem5::VegaISA::Decoder::decode_OP_GLOBAL__GLOBAL_LOAD_UBYTE_D16
GPUStaticInst * decode_OP_GLOBAL__GLOBAL_LOAD_UBYTE_D16(MachInst)
Definition: decoder.cc:8509
gem5::VegaISA::InFmt_VOP3A::ENCODING
unsigned int ENCODING
Definition: gpu_decoder.hh:1808
gem5::VegaISA::Decoder::tableSubDecode_OP_SOPC
static IsaDecodeMethod tableSubDecode_OP_SOPC[128]
Definition: gpu_decoder.hh:74
gem5::VegaISA::Decoder::decode_OP_GLOBAL__GLOBAL_ATOMIC_XOR_X2
GPUStaticInst * decode_OP_GLOBAL__GLOBAL_ATOMIC_XOR_X2(MachInst)
Definition: decoder.cc:8683
gem5::VegaISA::Decoder::decode_OP_MTBUF__TBUFFER_STORE_FORMAT_D16_XYZW
GPUStaticInst * decode_OP_MTBUF__TBUFFER_STORE_FORMAT_D16_XYZW(MachInst)
Definition: decoder.cc:9343
gem5::VegaISA::InFmt_VOP1::OP
unsigned int OP
Definition: gpu_decoder.hh:1789
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_XAD_U32
GPUStaticInst * decode_OPU_VOP3__V_XAD_U32(MachInst)
Definition: decoder.cc:6847
gem5::VegaISA::Decoder::decode_OP_DS__DS_SUB_SRC2_U32
GPUStaticInst * decode_OP_DS__DS_SUB_SRC2_U32(MachInst)
Definition: decoder.cc:7861
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CLREXCP
GPUStaticInst * decode_OPU_VOP3__V_CLREXCP(MachInst)
Definition: decoder.cc:6415
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_LE_I64
GPUStaticInst * decode_OP_VOPC__V_CMP_LE_I64(MachInst)
Definition: decoder.cc:12523
gem5::VegaISA::Decoder::decode_OP_SMEM__S_STORE_DWORD
GPUStaticInst * decode_OP_SMEM__S_STORE_DWORD(MachInst)
Definition: decoder.cc:9926
gem5::VegaISA::InFmt_VOP2::VSRC1
unsigned int VSRC1
Definition: gpu_decoder.hh:1796
gem5::VegaISA::Decoder::decode_OP_DS__DS_MIN_U64
GPUStaticInst * decode_OP_DS__DS_MIN_U64(MachInst)
Definition: decoder.cc:7585
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_TRIG_PREOP_F64
GPUStaticInst * decode_OPU_VOP3__V_TRIG_PREOP_F64(MachInst)
Definition: decoder.cc:7117
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_T_I32
GPUStaticInst * decode_OPU_VOP3__V_CMPX_T_I32(MachInst)
Definition: decoder.cc:5569
gem5::VegaISA::InFmt_EXP_1::VSRC2
unsigned int VSRC2
Definition: gpu_decoder.hh:1631
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_LE_I32
GPUStaticInst * decode_OPU_VOP3__V_CMP_LE_I32(MachInst)
Definition: decoder.cc:5449
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_GATHER4_C_B_CL
GPUStaticInst * decode_OP_MIMG__IMAGE_GATHER4_C_B_CL(MachInst)
Definition: decoder.cc:9115
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_GT_I32
GPUStaticInst * decode_OP_VOPC__V_CMPX_GT_I32(MachInst)
Definition: decoder.cc:12433
gem5::VegaISA::Decoder::decode_OP_GLOBAL__GLOBAL_ATOMIC_UMAX_X2
GPUStaticInst * decode_OP_GLOBAL__GLOBAL_ATOMIC_UMAX_X2(MachInst)
Definition: decoder.cc:8665
gem5::VegaISA::InFmt_DS::ENCODING
unsigned int ENCODING
Definition: gpu_decoder.hh:1608
gem5::VegaISA::Decoder::decode_OP_DS__DS_MAX_F32
GPUStaticInst * decode_OP_DS__DS_MAX_F32(MachInst)
Definition: decoder.cc:7315
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_NGT_F16
GPUStaticInst * decode_OPU_VOP3__V_CMPX_NGT_F16(MachInst)
Definition: decoder.cc:4825
gem5::VegaISA::Decoder::decode_OP_SMEM__S_LOAD_DWORDX2
GPUStaticInst * decode_OP_SMEM__S_LOAD_DWORDX2(MachInst)
Definition: decoder.cc:9854
gem5::VegaISA::Decoder::decode_OP_VOP1__V_EXP_F32
GPUStaticInst * decode_OP_VOP1__V_EXP_F32(MachInst)
Definition: decoder.cc:11227
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_LOAD_MIP_PCK
GPUStaticInst * decode_OP_MIMG__IMAGE_LOAD_MIP_PCK(MachInst)
Definition: decoder.cc:8725
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_LT_U16
GPUStaticInst * decode_OPU_VOP3__V_CMP_LT_U16(MachInst)
Definition: decoder.cc:5293
gem5::VegaISA::Decoder::decode_OP_SMEM__S_BUFFER_ATOMIC_OR_X2
GPUStaticInst * decode_OP_SMEM__S_BUFFER_ATOMIC_OR_X2(MachInst)
Definition: decoder.cc:10213
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MUL_HI_U32
GPUStaticInst * decode_OPU_VOP3__V_MUL_HI_U32(MachInst)
Definition: decoder.cc:7051
gem5::VegaISA::Decoder::decode_OP_SMEM__S_BUFFER_ATOMIC_INC_X2
GPUStaticInst * decode_OP_SMEM__S_BUFFER_ATOMIC_INC_X2(MachInst)
Definition: decoder.cc:10225
gem5::VegaISA::Decoder::decode_OP_DS__DS_WRITE_B16_D16_HI
GPUStaticInst * decode_OP_DS__DS_WRITE_B16_D16_HI(MachInst)
Definition: decoder.cc:7669
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_SAMPLE_C_D_CL_O
GPUStaticInst * decode_OP_MIMG__IMAGE_SAMPLE_C_D_CL_O(MachInst)
Definition: decoder.cc:9007
gem5::VegaISA::Decoder::decode_OP_SMEM__S_BUFFER_ATOMIC_CMPSWAP_X2
GPUStaticInst * decode_OP_SMEM__S_BUFFER_ATOMIC_CMPSWAP_X2(MachInst)
Definition: decoder.cc:10165
gem5::VegaISA::Decoder::decode_OP_DS__DS_INC_RTN_U64
GPUStaticInst * decode_OP_DS__DS_INC_RTN_U64(MachInst)
Definition: decoder.cc:7729
gem5::VegaISA::Decoder::decode_OP_DS__DS_MAX_U64
GPUStaticInst * decode_OP_DS__DS_MAX_U64(MachInst)
Definition: decoder.cc:7591
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MQSAD_U32_U8
GPUStaticInst * decode_OPU_VOP3__V_MQSAD_U32_U8(MachInst)
Definition: decoder.cc:6775
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_LOG_F32
GPUStaticInst * decode_OPU_VOP3__V_LOG_F32(MachInst)
Definition: decoder.cc:6295
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CVT_F16_F32
GPUStaticInst * decode_OPU_VOP3__V_CVT_F16_F32(MachInst)
Definition: decoder.cc:6157
gem5::VegaISA::Decoder::decode_OP_DS__DS_CONDXCHG32_RTN_B64
GPUStaticInst * decode_OP_DS__DS_CONDXCHG32_RTN_B64(MachInst)
Definition: decoder.cc:7849
gem5::VegaISA::Decoder::decode_OP_MTBUF__TBUFFER_STORE_FORMAT_D16_XYZ
GPUStaticInst * decode_OP_MTBUF__TBUFFER_STORE_FORMAT_D16_XYZ(MachInst)
Definition: decoder.cc:9337
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_NLT_F16
GPUStaticInst * decode_OPU_VOP3__V_CMPX_NLT_F16(MachInst)
Definition: decoder.cc:4843
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_SAMPLE_C_B_CL
GPUStaticInst * decode_OP_MIMG__IMAGE_SAMPLE_C_B_CL(MachInst)
Definition: decoder.cc:8929
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_EQ_U32
GPUStaticInst * decode_OP_VOPC__V_CMP_EQ_U32(MachInst)
Definition: decoder.cc:12373
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_EQ_I16
GPUStaticInst * decode_OP_VOPC__V_CMP_EQ_I16(MachInst)
Definition: decoder.cc:12133
gem5::VegaISA::Decoder::decode_OP_SMEM__S_ATOMIC_DEC_X2
GPUStaticInst * decode_OP_SMEM__S_ATOMIC_DEC_X2(MachInst)
Definition: decoder.cc:10387
gem5::VegaISA::Decoder::decode_OP_VOP1__V_SWAP_B32
GPUStaticInst * decode_OP_VOP1__V_SWAP_B32(MachInst)
Definition: decoder.cc:11503
gem5::VegaISA::InstFormat::iFmt_FLAT_1
InFmt_FLAT_1 iFmt_FLAT_1
Definition: gpu_decoder.hh:1909
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_GATHER4_B
GPUStaticInst * decode_OP_MIMG__IMAGE_GATHER4_B(MachInst)
Definition: decoder.cc:9061
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_LOAD_UBYTE
GPUStaticInst * decode_OP_MUBUF__BUFFER_LOAD_UBYTE(MachInst)
Definition: decoder.cc:9446
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_SAMPLE_C_D_O
GPUStaticInst * decode_OP_MIMG__IMAGE_SAMPLE_C_D_O(MachInst)
Definition: decoder.cc:9001
gem5::VegaISA::InstFormat::iFmt_MIMG
InFmt_MIMG iFmt_MIMG
Definition: gpu_decoder.hh:1911
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_GATHER4_C_L
GPUStaticInst * decode_OP_MIMG__IMAGE_GATHER4_C_L(MachInst)
Definition: decoder.cc:9103
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_XOR_B32
GPUStaticInst * decode_OPU_VOP3__V_XOR_B32(MachInst)
Definition: decoder.cc:5941
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_F_F16
GPUStaticInst * decode_OPU_VOP3__V_CMP_F_F16(MachInst)
Definition: decoder.cc:4663
gem5::VegaISA::Decoder::decode_OP_SCRATCH__SCRATCH_LOAD_SBYTE
GPUStaticInst * decode_OP_SCRATCH__SCRATCH_LOAD_SBYTE(MachInst)
Definition: decoder.cc:9722
gem5::VegaISA::Decoder::decode_OP_VOP2__V_LSHLREV_B32
GPUStaticInst * decode_OP_VOP2__V_LSHLREV_B32(MachInst)
Definition: decoder.cc:3955
gem5::VegaISA::Decoder::decode_OP_VOP1__V_FRACT_F64
GPUStaticInst * decode_OP_VOP1__V_FRACT_F64(MachInst)
Definition: decoder.cc:11335
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_EQ_U64
GPUStaticInst * decode_OPU_VOP3__V_CMPX_EQ_U64(MachInst)
Definition: decoder.cc:5779
gem5::VegaISA::InFmt_VOP3_1::NEG
unsigned int NEG
Definition: gpu_decoder.hh:1816
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MAX3_I32
GPUStaticInst * decode_OPU_VOP3__V_MAX3_I32(MachInst)
Definition: decoder.cc:6661
gem5::VegaISA::Decoder::decode_OP_DS__DS_XOR_B64
GPUStaticInst * decode_OP_DS__DS_XOR_B64(MachInst)
Definition: decoder.cc:7609
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_NLG_F64
GPUStaticInst * decode_OPU_VOP3__V_CMP_NLG_F64(MachInst)
Definition: decoder.cc:5107
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_F_F16
GPUStaticInst * decode_OP_VOPC__V_CMP_F_F16(MachInst)
Definition: decoder.cc:11545
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_ATOMIC_SMIN
GPUStaticInst * decode_OP_MUBUF__BUFFER_ATOMIC_SMIN(MachInst)
Definition: decoder.cc:9584
gem5::VegaISA::Decoder::decode_OP_SOP2__S_ABSDIFF_I32
GPUStaticInst * decode_OP_SOP2__S_ABSDIFF_I32(MachInst)
Definition: decoder.cc:4429
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_BFE_I32
GPUStaticInst * decode_OPU_VOP3__V_BFE_I32(MachInst)
Definition: decoder.cc:6595
gem5::VegaISA::InFmt_SMEM_1
Definition: gpu_decoder.hh:1737
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_LT_U32
GPUStaticInst * decode_OPU_VOP3__V_CMPX_LT_U32(MachInst)
Definition: decoder.cc:5581
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_NGE_F64
GPUStaticInst * decode_OP_VOPC__V_CMP_NGE_F64(MachInst)
Definition: decoder.cc:11983
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_STORE
GPUStaticInst * decode_OP_MIMG__IMAGE_STORE(MachInst)
Definition: decoder.cc:8737
gem5::VegaISA::Decoder::decode_OP_DS__DS_MIN_RTN_I32
GPUStaticInst * decode_OP_DS__DS_MIN_RTN_I32(MachInst)
Definition: decoder.cc:7381
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_EQ_U16
GPUStaticInst * decode_OP_VOPC__V_CMPX_EQ_U16(MachInst)
Definition: decoder.cc:12277
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_CLASS_F32
GPUStaticInst * decode_OP_VOPC__V_CMP_CLASS_F32(MachInst)
Definition: decoder.cc:11509
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_ALIGNBYTE_B32
GPUStaticInst * decode_OPU_VOP3__V_ALIGNBYTE_B32(MachInst)
Definition: decoder.cc:6631
gem5::VegaISA::Decoder::decode_OP_SMEM__S_BUFFER_ATOMIC_XOR
GPUStaticInst * decode_OP_SMEM__S_BUFFER_ATOMIC_XOR(MachInst)
Definition: decoder.cc:10141
gem5::VegaISA::Decoder::decode_OP_SMEM__S_ATOMIC_INC_X2
GPUStaticInst * decode_OP_SMEM__S_ATOMIC_INC_X2(MachInst)
Definition: decoder.cc:10381
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_LE_F64
GPUStaticInst * decode_OP_VOPC__V_CMP_LE_F64(MachInst)
Definition: decoder.cc:11947
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_STORE_BYTE_D16_HI
GPUStaticInst * decode_OP_MUBUF__BUFFER_STORE_BYTE_D16_HI(MachInst)
Definition: decoder.cc:9500
gem5::VegaISA::InFmt_VOP3A
Definition: gpu_decoder.hh:1802
gem5::VegaISA::Decoder::decode_OP_VOP2__V_MUL_F16
GPUStaticInst * decode_OP_VOP2__V_MUL_F16(MachInst)
Definition: decoder.cc:4051
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_STORE_BYTE
GPUStaticInst * decode_OP_FLAT__FLAT_STORE_BYTE(MachInst)
Definition: decoder.cc:8173
gem5::VegaISA::InFmt_VOP2::OP
unsigned int OP
Definition: gpu_decoder.hh:1798
gem5::VegaISA::InstFormat::iFmt_INST
InFmt_INST iFmt_INST
Definition: gpu_decoder.hh:1910
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_FLOOR_F32
GPUStaticInst * decode_OPU_VOP3__V_FLOOR_F32(MachInst)
Definition: decoder.cc:6283
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_LT_I16
GPUStaticInst * decode_OPU_VOP3__V_CMPX_LT_I16(MachInst)
Definition: decoder.cc:5341
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_ATOMIC_OR
GPUStaticInst * decode_OP_MUBUF__BUFFER_ATOMIC_OR(MachInst)
Definition: decoder.cc:9614
gem5::VegaISA::Decoder::decode_OP_SOPP__S_CBRANCH_VCCNZ
GPUStaticInst * decode_OP_SOPP__S_CBRANCH_VCCNZ(MachInst)
Definition: decoder.cc:10879
gem5::VegaISA::Decoder::decode_OP_SOP2__S_ANDN2_B64
GPUStaticInst * decode_OP_SOP2__S_ANDN2_B64(MachInst)
Definition: decoder.cc:4291
gem5::VegaISA::Decoder::decode_OP_SMEM__S_ATOMIC_UMIN
GPUStaticInst * decode_OP_SMEM__S_ATOMIC_UMIN(MachInst)
Definition: decoder.cc:10267
gem5::VegaISA::Decoder::decode_OP_SCRATCH__SCRATCH_STORE_SHORT
GPUStaticInst * decode_OP_SCRATCH__SCRATCH_STORE_SHORT(MachInst)
Definition: decoder.cc:9776
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MIN3_I32
GPUStaticInst * decode_OPU_VOP3__V_MIN3_I32(MachInst)
Definition: decoder.cc:6643
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_GT_I64
GPUStaticInst * decode_OP_VOPC__V_CMP_GT_I64(MachInst)
Definition: decoder.cc:12529
gem5::VegaISA::Decoder::decode_OP_SOP1__S_NOT_B32
GPUStaticInst * decode_OP_SOP1__S_NOT_B32(MachInst)
Definition: decoder.cc:10417
gem5::VegaISA::InFmt_EXP::DONE
unsigned int DONE
Definition: gpu_decoder.hh:1622
gem5::VegaISA::InFmt_VOP3P_1::SRC0
unsigned int SRC0
Definition: gpu_decoder.hh:1896
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_LOAD_DWORDX2
GPUStaticInst * decode_OP_FLAT__FLAT_LOAD_DWORDX2(MachInst)
Definition: decoder.cc:8155
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_GE_U64
GPUStaticInst * decode_OPU_VOP3__V_CMPX_GE_U64(MachInst)
Definition: decoder.cc:5803
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_ASHRREV_I64
GPUStaticInst * decode_OPU_VOP3__V_ASHRREV_I64(MachInst)
Definition: decoder.cc:7111
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_GE_I32
GPUStaticInst * decode_OPU_VOP3__V_CMP_GE_I32(MachInst)
Definition: decoder.cc:5467
gem5::VegaISA::Decoder::decode_OP_VOP1__V_FLOOR_F16
GPUStaticInst * decode_OP_VOP1__V_FLOOR_F16(MachInst)
Definition: decoder.cc:11431
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_NLG_F16
GPUStaticInst * decode_OPU_VOP3__V_CMP_NLG_F16(MachInst)
Definition: decoder.cc:4723
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_GT_I32
GPUStaticInst * decode_OPU_VOP3__V_CMP_GT_I32(MachInst)
Definition: decoder.cc:5455
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_GE_F16
GPUStaticInst * decode_OPU_VOP3__V_CMP_GE_F16(MachInst)
Definition: decoder.cc:4699
gem5::VegaISA::Decoder::decode_OP_SMEM__S_ATOMIC_SWAP_X2
GPUStaticInst * decode_OP_SMEM__S_ATOMIC_SWAP_X2(MachInst)
Definition: decoder.cc:10315
gem5::VegaISA::Decoder::decode_OP_DS__DS_XOR_SRC2_B64
GPUStaticInst * decode_OP_DS__DS_XOR_SRC2_B64(MachInst)
Definition: decoder.cc:8077
gem5::VegaISA::Decoder::decode_OP_DS__DS_AND_SRC2_B64
GPUStaticInst * decode_OP_DS__DS_AND_SRC2_B64(MachInst)
Definition: decoder.cc:8065
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_EXP_LEGACY_F32
GPUStaticInst * decode_OPU_VOP3__V_EXP_LEGACY_F32(MachInst)
Definition: decoder.cc:6529
gem5::VegaISA::Decoder::decode_OP_SOPP__S_ENDPGM
GPUStaticInst * decode_OP_SOPP__S_ENDPGM(MachInst)
Definition: decoder.cc:10843
gem5::VegaISA::Decoder::decode_OP_GLOBAL__GLOBAL_ATOMIC_INC
GPUStaticInst * decode_OP_GLOBAL__GLOBAL_ATOMIC_INC(MachInst)
Definition: decoder.cc:8611
gem5::VegaISA::InFmt_VOP_SDWA::SRC0
unsigned int SRC0
Definition: gpu_decoder.hh:1848
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_U_F32
GPUStaticInst * decode_OPU_VOP3__V_CMPX_U_F32(MachInst)
Definition: decoder.cc:4999
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_SAD_U8
GPUStaticInst * decode_OPU_VOP3__V_SAD_U8(MachInst)
Definition: decoder.cc:6691
gem5::VegaISA::Decoder::decode_OP_SOP2__S_ANDN2_B32
GPUStaticInst * decode_OP_SOP2__S_ANDN2_B32(MachInst)
Definition: decoder.cc:4285
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_LOAD_FORMAT_D16_X
GPUStaticInst * decode_OP_MUBUF__BUFFER_LOAD_FORMAT_D16_X(MachInst)
Definition: decoder.cc:9398
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_F_U32
GPUStaticInst * decode_OP_VOPC__V_CMP_F_U32(MachInst)
Definition: decoder.cc:12361
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_SAMPLE_C_CD_O
GPUStaticInst * decode_OP_MIMG__IMAGE_SAMPLE_C_CD_O(MachInst)
Definition: decoder.cc:9241
gem5::VegaISA::Decoder::decode_OP_SOPP__S_CBRANCH_CDBGSYS_AND_USER
GPUStaticInst * decode_OP_SOPP__S_CBRANCH_CDBGSYS_AND_USER(MachInst)
Definition: decoder.cc:10993
gem5::VegaISA::Decoder::decode_OP_DS__DS_AND_SRC2_B32
GPUStaticInst * decode_OP_DS__DS_AND_SRC2_B32(MachInst)
Definition: decoder.cc:7909
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_PKNORM_U16_F16
GPUStaticInst * decode_OPU_VOP3__V_PKNORM_U16_F16(MachInst)
Definition: decoder.cc:7165
gem5::VegaISA::Decoder::decode_OP_VOP2__V_MAC_F32
GPUStaticInst * decode_OP_VOP2__V_MAC_F32(MachInst)
Definition: decoder.cc:3979
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_NLG_F32
GPUStaticInst * decode_OP_VOPC__V_CMPX_NLG_F32(MachInst)
Definition: decoder.cc:11893
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_EQ_F32
GPUStaticInst * decode_OPU_VOP3__V_CMP_EQ_F32(MachInst)
Definition: decoder.cc:4867
gem5::VegaISA::Decoder::decode_OP_DS__DS_CONSUME
GPUStaticInst * decode_OP_DS__DS_CONSUME(MachInst)
Definition: decoder.cc:7993
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_T_I32
GPUStaticInst * decode_OPU_VOP3__V_CMP_T_I32(MachInst)
Definition: decoder.cc:5473
gem5::VegaISA::Decoder::decode_OP_DS__DS_MIN_SRC2_U32
GPUStaticInst * decode_OP_DS__DS_MIN_SRC2_U32(MachInst)
Definition: decoder.cc:7897
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MUL_HI_U32_U24
GPUStaticInst * decode_OPU_VOP3__V_MUL_HI_U32_U24(MachInst)
Definition: decoder.cc:5869
gem5::VegaISA::InFmt_MIMG::LWE
unsigned int LWE
Definition: gpu_decoder.hh:1667
gem5::VegaISA::Decoder::decode_OP_DS__DS_INC_U32
GPUStaticInst * decode_OP_DS__DS_INC_U32(MachInst)
Definition: decoder.cc:7219
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_LG_F64
GPUStaticInst * decode_OP_VOPC__V_CMP_LG_F64(MachInst)
Definition: decoder.cc:11959
gem5::VegaISA::InFmt_INST
Definition: gpu_decoder.hh:1654
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_GT_U32
GPUStaticInst * decode_OP_VOPC__V_CMPX_GT_U32(MachInst)
Definition: decoder.cc:12481
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_T_U16
GPUStaticInst * decode_OP_VOPC__V_CMP_T_U16(MachInst)
Definition: decoder.cc:12211
gem5::VegaISA::Decoder::decode_OP_SOPK__S_CMPK_GE_U32
GPUStaticInst * decode_OP_SOPK__S_CMPK_GE_U32(MachInst)
Definition: decoder.cc:4561
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_F_F32
GPUStaticInst * decode_OP_VOPC__V_CMPX_F_F32(MachInst)
Definition: decoder.cc:11833
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MIN_I32
GPUStaticInst * decode_OPU_VOP3__V_MIN_I32(MachInst)
Definition: decoder.cc:5887
gem5::VegaISA::InFmt_DS::OP
unsigned int OP
Definition: gpu_decoder.hh:1606
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_LE_I32
GPUStaticInst * decode_OP_VOPC__V_CMPX_LE_I32(MachInst)
Definition: decoder.cc:12427
gem5::VegaISA::Decoder::decode_OP_SOP1__S_SET_GPR_IDX_IDX
GPUStaticInst * decode_OP_SOP1__S_SET_GPR_IDX_IDX(MachInst)
Definition: decoder.cc:10681
gem5::VegaISA::Decoder::decode_OP_SMEM__S_ATOMIC_SMIN
GPUStaticInst * decode_OP_SMEM__S_ATOMIC_SMIN(MachInst)
Definition: decoder.cc:10261
gem5::VegaISA::Decoder::decode_OP_DS__DS_SUB_SRC2_U64
GPUStaticInst * decode_OP_DS__DS_SUB_SRC2_U64(MachInst)
Definition: decoder.cc:8017
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MAD_LEGACY_U16
GPUStaticInst * decode_OPU_VOP3__V_MAD_LEGACY_U16(MachInst)
Definition: decoder.cc:6799
gem5::VegaISA::Decoder::decode_OP_DS__DS_READ_B64
GPUStaticInst * decode_OP_DS__DS_READ_B64(MachInst)
Definition: decoder.cc:7831
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_NE_U16
GPUStaticInst * decode_OPU_VOP3__V_CMP_NE_U16(MachInst)
Definition: decoder.cc:5317
gem5::VegaISA::InstFormat::iFmt_EXP_1
InFmt_EXP_1 iFmt_EXP_1
Definition: gpu_decoder.hh:1907
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_SUBREV_U16
GPUStaticInst * decode_OPU_VOP3__V_SUBREV_U16(MachInst)
Definition: decoder.cc:6031
gem5::VegaISA::InFmt_MIMG
Definition: gpu_decoder.hh:1658
gem5::VegaISA::Decoder::decode_OP_GLOBAL__GLOBAL_LOAD_SBYTE_D16
GPUStaticInst * decode_OP_GLOBAL__GLOBAL_LOAD_SBYTE_D16(MachInst)
Definition: decoder.cc:8521
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_LE_U32
GPUStaticInst * decode_OPU_VOP3__V_CMP_LE_U32(MachInst)
Definition: decoder.cc:5497
gem5::VegaISA::Decoder::tableSubDecode_OP_SMEM
static IsaDecodeMethod tableSubDecode_OP_SMEM[256]
Definition: gpu_decoder.hh:72
gem5::VegaISA::Decoder::decode_OP_SOPK__S_CMPK_EQ_U32
GPUStaticInst * decode_OP_SOPK__S_CMPK_EQ_U32(MachInst)
Definition: decoder.cc:4543
gem5::VegaISA::Decoder::decode_OP_DS__DS_WRXCHG2ST64_RTN_B64
GPUStaticInst * decode_OP_DS__DS_WRXCHG2ST64_RTN_B64(MachInst)
Definition: decoder.cc:7801
gem5::VegaISA::Decoder::decode_OP_DS__DS_READ_U8_D16_HI
GPUStaticInst * decode_OP_DS__DS_READ_U8_D16_HI(MachInst)
Definition: decoder.cc:7681
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_ADD_F32
GPUStaticInst * decode_OPU_VOP3__V_ADD_F32(MachInst)
Definition: decoder.cc:5821
gem5::VegaISA::Decoder::decode_OP_SOP2__S_RFE_RESTORE_B64
GPUStaticInst * decode_OP_SOP2__S_RFE_RESTORE_B64(MachInst)
Definition: decoder.cc:4435
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_NLT_F32
GPUStaticInst * decode_OP_VOPC__V_CMP_NLT_F32(MachInst)
Definition: decoder.cc:11821
gem5::VegaISA::Decoder::decode_OP_DS__DS_WRITE_SRC2_B64
GPUStaticInst * decode_OP_DS__DS_WRITE_SRC2_B64(MachInst)
Definition: decoder.cc:8083
gem5::VegaISA::Decoder::decode_OP_SOP2__S_XNOR_B32
GPUStaticInst * decode_OP_SOP2__S_XNOR_B32(MachInst)
Definition: decoder.cc:4333
gem5::VegaISA::Decoder::decode_OP_VOP2__V_LSHLREV_B16
GPUStaticInst * decode_OP_VOP2__V_LSHLREV_B16(MachInst)
Definition: decoder.cc:4099
gem5::VegaISA::InFmt_SOP1::ENCODING
unsigned int ENCODING
Definition: gpu_decoder.hh:1747
gem5::VegaISA::Decoder::decode_OP_SMEM__S_ATOMIC_ADD_X2
GPUStaticInst * decode_OP_SMEM__S_ATOMIC_ADD_X2(MachInst)
Definition: decoder.cc:10327
gem5::VegaISA::InFmt_SMEM::SBASE
unsigned int SBASE
Definition: gpu_decoder.hh:1726
gem5::VegaISA::Decoder::decode_OP_SMEM__S_MEMTIME
GPUStaticInst * decode_OP_SMEM__S_MEMTIME(MachInst)
Definition: decoder.cc:10045
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_NGE_F32
GPUStaticInst * decode_OP_VOPC__V_CMPX_NGE_F32(MachInst)
Definition: decoder.cc:11887
gem5::VegaISA::Decoder::decode_OP_SOPP__S_CBRANCH_SCC0
GPUStaticInst * decode_OP_SOPP__S_CBRANCH_SCC0(MachInst)
Definition: decoder.cc:10861
gem5::VegaISA::Decoder::decode_OP_DS__DS_SUB_RTN_U32
GPUStaticInst * decode_OP_DS__DS_SUB_RTN_U32(MachInst)
Definition: decoder.cc:7357
gem5::VegaISA::InstFormat::iFmt_MTBUF
InFmt_MTBUF iFmt_MTBUF
Definition: gpu_decoder.hh:1913
gem5::VegaISA::InFmt_FLAT::OP
unsigned int OP
Definition: gpu_decoder.hh:1641
gem5::VegaISA::Decoder::decode_OP_GLOBAL__GLOBAL_ATOMIC_DEC
GPUStaticInst * decode_OP_GLOBAL__GLOBAL_ATOMIC_DEC(MachInst)
Definition: decoder.cc:8617
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_ATOMIC_AND_X2
GPUStaticInst * decode_OP_MUBUF__BUFFER_ATOMIC_AND_X2(MachInst)
Definition: decoder.cc:9686
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MUL_F32
GPUStaticInst * decode_OPU_VOP3__V_MUL_F32(MachInst)
Definition: decoder.cc:5845
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_U_F64
GPUStaticInst * decode_OP_VOPC__V_CMP_U_F64(MachInst)
Definition: decoder.cc:11977
gem5::VegaISA::Decoder::decode_OP_VOP2__V_MAX_F16
GPUStaticInst * decode_OP_VOP2__V_MAX_F16(MachInst)
Definition: decoder.cc:4117
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_STORE_BYTE_D16_HI
GPUStaticInst * decode_OP_FLAT__FLAT_STORE_BYTE_D16_HI(MachInst)
Definition: decoder.cc:8179
gem5::VegaISA::InFmt_DS
Definition: gpu_decoder.hh:1602
gem5::VegaISA::Decoder::decode_OP_SOPP__S_CBRANCH_EXECZ
GPUStaticInst * decode_OP_SOPP__S_CBRANCH_EXECZ(MachInst)
Definition: decoder.cc:10885
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_F_U16
GPUStaticInst * decode_OP_VOPC__V_CMP_F_U16(MachInst)
Definition: decoder.cc:12169
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_GT_I64
GPUStaticInst * decode_OPU_VOP3__V_CMP_GT_I64(MachInst)
Definition: decoder.cc:5647
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_SAD_U32
GPUStaticInst * decode_OPU_VOP3__V_SAD_U32(MachInst)
Definition: decoder.cc:6709
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_SAMPLE_C_CL
GPUStaticInst * decode_OP_MIMG__IMAGE_SAMPLE_C_CL(MachInst)
Definition: decoder.cc:8899
gem5::VegaISA::Decoder::decode_OP_DS__DS_AND_RTN_B64
GPUStaticInst * decode_OP_DS__DS_AND_RTN_B64(MachInst)
Definition: decoder.cc:7765
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_SAMPLE_LZ
GPUStaticInst * decode_OP_MIMG__IMAGE_SAMPLE_LZ(MachInst)
Definition: decoder.cc:8887
gem5::VegaISA::Decoder::decode_OP_SOPK__S_CBRANCH_I_FORK
GPUStaticInst * decode_OP_SOPK__S_CBRANCH_I_FORK(MachInst)
Definition: decoder.cc:4591
gem5::VegaISA::Decoder::decode_OP_VOP2__V_MAX_F32
GPUStaticInst * decode_OP_VOP2__V_MAX_F32(MachInst)
Definition: decoder.cc:3913
gem5::VegaISA::Decoder::decode_OP_DS__DS_AND_RTN_B32
GPUStaticInst * decode_OP_DS__DS_AND_RTN_B32(MachInst)
Definition: decoder.cc:7405
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_LG_F32
GPUStaticInst * decode_OPU_VOP3__V_CMPX_LG_F32(MachInst)
Definition: decoder.cc:4981
gem5::VegaISA::Decoder::decode_OP_VOP3P__V_PK_MAD_U16
GPUStaticInst * decode_OP_VOP3P__V_PK_MAD_U16(MachInst)
Definition: decoder.cc:12751
gem5::VegaISA::InstFormat::iFmt_VOP_DPP
InFmt_VOP_DPP iFmt_VOP_DPP
Definition: gpu_decoder.hh:1931
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_LT_I32
GPUStaticInst * decode_OP_VOPC__V_CMP_LT_I32(MachInst)
Definition: decoder.cc:12319
gem5::VegaISA::Decoder::decode_OP_VOP1__V_RCP_F16
GPUStaticInst * decode_OP_VOP1__V_RCP_F16(MachInst)
Definition: decoder.cc:11389
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_CLASS_F16
GPUStaticInst * decode_OP_VOPC__V_CMP_CLASS_F16(MachInst)
Definition: decoder.cc:11533
gem5::VegaISA::InFmt_MUBUF_1::VADDR
unsigned int VADDR
Definition: gpu_decoder.hh:1717
gem5::VegaISA::Decoder::decode_OP_DS__DS_WRITE_ADDTID_B32
GPUStaticInst * decode_OP_DS__DS_WRITE_ADDTID_B32(MachInst)
Definition: decoder.cc:7333
gem5::VegaISA::InstFormat::iFmt_MIMG_1
InFmt_MIMG_1 iFmt_MIMG_1
Definition: gpu_decoder.hh:1912
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_GT_U64
GPUStaticInst * decode_OP_VOPC__V_CMPX_GT_U64(MachInst)
Definition: decoder.cc:12673
gem5::VegaISA::InFmt_VOP_SDWAB::SRC0_NEG
unsigned int SRC0_NEG
Definition: gpu_decoder.hh:1873
gem5::VegaISA::Decoder::decode_OP_SOP1__S_BITSET1_B32
GPUStaticInst * decode_OP_SOP1__S_BITSET1_B32(MachInst)
Definition: decoder.cc:10549
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_LE_U16
GPUStaticInst * decode_OPU_VOP3__V_CMP_LE_U16(MachInst)
Definition: decoder.cc:5305
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_LE_F64
GPUStaticInst * decode_OPU_VOP3__V_CMP_LE_F64(MachInst)
Definition: decoder.cc:5065
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_LOAD_USHORT
GPUStaticInst * decode_OP_FLAT__FLAT_LOAD_USHORT(MachInst)
Definition: decoder.cc:8137
gem5::VegaISA::Decoder::decode_OP_SOPP__S_SETPRIO
GPUStaticInst * decode_OP_SOPP__S_SETPRIO(MachInst)
Definition: decoder.cc:10927
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_SAMPLE_D
GPUStaticInst * decode_OP_MIMG__IMAGE_SAMPLE_D(MachInst)
Definition: decoder.cc:8857
gem5::VegaISA::Decoder::decode_OP_VOP2__V_SUB_U16
GPUStaticInst * decode_OP_VOP2__V_SUB_U16(MachInst)
Definition: decoder.cc:4081
gem5::VegaISA::Decoder::decode_OP_SOP2__S_LSHL2_ADD_U32
GPUStaticInst * decode_OP_SOP2__S_LSHL2_ADD_U32(MachInst)
Definition: decoder.cc:4459
gem5::VegaISA::Decoder::decode_OP_SMEM__S_BUFFER_ATOMIC_SWAP
GPUStaticInst * decode_OP_SMEM__S_BUFFER_ATOMIC_SWAP(MachInst)
Definition: decoder.cc:10081
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_SQRT_F16
GPUStaticInst * decode_OPU_VOP3__V_SQRT_F16(MachInst)
Definition: decoder.cc:6451
gem5::VegaISA::Decoder::decode_OP_VOP1__V_TRUNC_F16
GPUStaticInst * decode_OP_VOP1__V_TRUNC_F16(MachInst)
Definition: decoder.cc:11443
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_DIV_FMAS_F32
GPUStaticInst * decode_OPU_VOP3__V_DIV_FMAS_F32(MachInst)
Definition: decoder.cc:6745
gem5::VegaISA::Decoder::decode_OP_VOP1__V_CVT_U16_F16
GPUStaticInst * decode_OP_VOP1__V_CVT_U16_F16(MachInst)
Definition: decoder.cc:11377
gem5::VegaISA::Decoder::decode_OP_VOP1__V_FRACT_F16
GPUStaticInst * decode_OP_VOP1__V_FRACT_F16(MachInst)
Definition: decoder.cc:11455
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_STORE_DWORDX2
GPUStaticInst * decode_OP_MUBUF__BUFFER_STORE_DWORDX2(MachInst)
Definition: decoder.cc:9524
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_EQ_U32
GPUStaticInst * decode_OPU_VOP3__V_CMPX_EQ_U32(MachInst)
Definition: decoder.cc:5587
gem5::GPUStaticInst
Definition: gpu_static_inst.hh:63
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_ATOMIC_CMPSWAP_X2
GPUStaticInst * decode_OP_MUBUF__BUFFER_ATOMIC_CMPSWAP_X2(MachInst)
Definition: decoder.cc:9644
gem5::VegaISA::InFmt_VOP_SDWAB::SRC0_SEXT
unsigned int SRC0_SEXT
Definition: gpu_decoder.hh:1872
gem5::VegaISA::InFmt_MTBUF::OFFSET
unsigned int OFFSET
Definition: gpu_decoder.hh:1683
gem5::VegaISA::Decoder::decode_OP_SMEM__S_BUFFER_ATOMIC_ADD
GPUStaticInst * decode_OP_SMEM__S_BUFFER_ATOMIC_ADD(MachInst)
Definition: decoder.cc:10093
gem5::VegaISA::Decoder::decode_OP_SOP2__S_CSELECT_B64
GPUStaticInst * decode_OP_SOP2__S_CSELECT_B64(MachInst)
Definition: decoder.cc:4243
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_LOAD_FORMAT_D16_XYZW
GPUStaticInst * decode_OP_MUBUF__BUFFER_LOAD_FORMAT_D16_XYZW(MachInst)
Definition: decoder.cc:9416
gem5::VegaISA::Decoder::decode_OP_SOP1__S_NOR_SAVEEXEC_B64
GPUStaticInst * decode_OP_SOP1__S_NOR_SAVEEXEC_B64(MachInst)
Definition: decoder.cc:10621
gem5::VegaISA::InstFormat::iFmt_VOP1
InFmt_VOP1 iFmt_VOP1
Definition: gpu_decoder.hh:1925
gem5::VegaISA::Decoder::decode_OP_SOP1__S_CBRANCH_JOIN
GPUStaticInst * decode_OP_SOP1__S_CBRANCH_JOIN(MachInst)
Definition: decoder.cc:10669
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_LE_F64
GPUStaticInst * decode_OPU_VOP3__V_CMPX_LE_F64(MachInst)
Definition: decoder.cc:5161
gem5::VegaISA::InFmt_SOPK::ENCODING
unsigned int ENCODING
Definition: gpu_decoder.hh:1769
gem5::VegaISA::Decoder::decode_OP_SOPK__S_CMPK_LE_I32
GPUStaticInst * decode_OP_SOPK__S_CMPK_LE_I32(MachInst)
Definition: decoder.cc:4537
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CEIL_F64
GPUStaticInst * decode_OPU_VOP3__V_CEIL_F64(MachInst)
Definition: decoder.cc:6241
gem5::VegaISA::Decoder::decode_OP_EXP
GPUStaticInst * decode_OP_EXP(MachInst)
Definition: decoder.cc:4621
gem5::VegaISA::Decoder::decode_OP_SOPP__S_WAKEUP
GPUStaticInst * decode_OP_SOPP__S_WAKEUP(MachInst)
Definition: decoder.cc:10855
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CVT_PKNORM_I16_F32
GPUStaticInst * decode_OPU_VOP3__V_CVT_PKNORM_I16_F32(MachInst)
Definition: decoder.cc:7129
gem5::VegaISA::Decoder::decode_OP_VOP1__V_FLOOR_F32
GPUStaticInst * decode_OP_VOP1__V_FLOOR_F32(MachInst)
Definition: decoder.cc:11221
gem5::VegaISA::Decoder::decode_OP_GLOBAL__GLOBAL_ATOMIC_OR
GPUStaticInst * decode_OP_GLOBAL__GLOBAL_ATOMIC_OR(MachInst)
Definition: decoder.cc:8599
gem5::VegaISA::Decoder::decode_OP_SMEM__S_ATOMIC_CMPSWAP
GPUStaticInst * decode_OP_SMEM__S_ATOMIC_CMPSWAP(MachInst)
Definition: decoder.cc:10243
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_T_U32
GPUStaticInst * decode_OPU_VOP3__V_CMPX_T_U32(MachInst)
Definition: decoder.cc:5617
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_LT_I64
GPUStaticInst * decode_OP_VOPC__V_CMP_LT_I64(MachInst)
Definition: decoder.cc:12511
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_GT_F32
GPUStaticInst * decode_OP_VOPC__V_CMP_GT_F32(MachInst)
Definition: decoder.cc:11761
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_WRITELANE_B32
GPUStaticInst * decode_OPU_VOP3__V_WRITELANE_B32(MachInst)
Definition: decoder.cc:7075
gem5::VegaISA::Decoder::decode_OP_SCRATCH__SCRATCH_LOAD_SSHORT
GPUStaticInst * decode_OP_SCRATCH__SCRATCH_LOAD_SSHORT(MachInst)
Definition: decoder.cc:9734
gem5::VegaISA::Decoder::decode_OP_SOP2__S_NOR_B64
GPUStaticInst * decode_OP_SOP2__S_NOR_B64(MachInst)
Definition: decoder.cc:4327
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_LT_U16
GPUStaticInst * decode_OPU_VOP3__V_CMPX_LT_U16(MachInst)
Definition: decoder.cc:5389
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_T_I16
GPUStaticInst * decode_OPU_VOP3__V_CMPX_T_I16(MachInst)
Definition: decoder.cc:5377
gem5::VegaISA::Decoder::decode_OP_VOP1__V_CVT_NORM_I16_F16
GPUStaticInst * decode_OP_VOP1__V_CVT_NORM_I16_F16(MachInst)
Definition: decoder.cc:11485
gem5::VegaISA::InstFormat::iFmt_VOPC
InFmt_VOPC iFmt_VOPC
Definition: gpu_decoder.hh:1930
gem5::VegaISA::Decoder::decode_OP_DS__DS_CMPST_F32
GPUStaticInst * decode_OP_DS__DS_CMPST_F32(MachInst)
Definition: decoder.cc:7303
gem5::VegaISA::InFmt_VOP3_1::SRC2
unsigned int SRC2
Definition: gpu_decoder.hh:1814
gem5::VegaISA::Decoder::decode_OP_SOP2__S_OR_B32
GPUStaticInst * decode_OP_SOP2__S_OR_B32(MachInst)
Definition: decoder.cc:4261
gem5::VegaISA::InFmt_VOP_SDWA::SRC0_SEXT
unsigned int SRC0_SEXT
Definition: gpu_decoder.hh:1854
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_T_U16
GPUStaticInst * decode_OPU_VOP3__V_CMP_T_U16(MachInst)
Definition: decoder.cc:5329
gem5::VegaISA::Decoder::decode_OP_GLOBAL__GLOBAL_STORE_DWORD
GPUStaticInst * decode_OP_GLOBAL__GLOBAL_STORE_DWORD(MachInst)
Definition: decoder.cc:8485
gem5::VegaISA::Decoder::decode_OP_DS__DS_OR_B32
GPUStaticInst * decode_OP_DS__DS_OR_B32(MachInst)
Definition: decoder.cc:7261
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_ATOMIC_DEC
GPUStaticInst * decode_OP_FLAT__FLAT_ATOMIC_DEC(MachInst)
Definition: decoder.cc:8329
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_ATOMIC_XOR
GPUStaticInst * decode_OP_FLAT__FLAT_ATOMIC_XOR(MachInst)
Definition: decoder.cc:8317
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_STORE_FORMAT_XY
GPUStaticInst * decode_OP_MUBUF__BUFFER_STORE_FORMAT_XY(MachInst)
Definition: decoder.cc:9380
gem5::VegaISA::Decoder::decode_OP_SOPC__S_CMP_GT_U32
GPUStaticInst * decode_OP_SOPC__S_CMP_GT_U32(MachInst)
Definition: decoder.cc:10765
gem5::VegaISA::Decoder::decode_OP_VOP1__V_TRUNC_F32
GPUStaticInst * decode_OP_VOP1__V_TRUNC_F32(MachInst)
Definition: decoder.cc:11203
gem5::VegaISA::InFmt_MIMG_1::D16
unsigned int D16
Definition: gpu_decoder.hh:1679
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_ADD_LSHL_U32
GPUStaticInst * decode_OPU_VOP3__V_ADD_LSHL_U32(MachInst)
Definition: decoder.cc:6913
gem5::VegaISA::Decoder::decode_OP_GLOBAL__GLOBAL_ATOMIC_UMAX
GPUStaticInst * decode_OP_GLOBAL__GLOBAL_ATOMIC_UMAX(MachInst)
Definition: decoder.cc:8587
gem5::VegaISA::Decoder::decode_OP_DS__DS_CMPST_RTN_F64
GPUStaticInst * decode_OP_DS__DS_CMPST_RTN_F64(MachInst)
Definition: decoder.cc:7813
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_NE_I16
GPUStaticInst * decode_OP_VOPC__V_CMPX_NE_I16(MachInst)
Definition: decoder.cc:12247
gem5::VegaISA::Decoder::subDecode_OP_VOP3P
GPUStaticInst * subDecode_OP_VOP3P(MachInst)
Definition: decoder.cc:3730
gem5::VegaISA::Decoder::decode_OP_VOP1__V_CVT_F16_U16
GPUStaticInst * decode_OP_VOP1__V_CVT_F16_U16(MachInst)
Definition: decoder.cc:11365
gem5::VegaISA::Decoder::decode_OP_DS__DS_READ_I8_D16_HI
GPUStaticInst * decode_OP_DS__DS_READ_I8_D16_HI(MachInst)
Definition: decoder.cc:7693
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_ATOMIC_INC_X2
GPUStaticInst * decode_OP_FLAT__FLAT_ATOMIC_INC_X2(MachInst)
Definition: decoder.cc:8401
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_NEQ_F64
GPUStaticInst * decode_OPU_VOP3__V_CMP_NEQ_F64(MachInst)
Definition: decoder.cc:5125
gem5::VegaISA::InFmt_EXP::EN
unsigned int EN
Definition: gpu_decoder.hh:1619
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_NGT_F32
GPUStaticInst * decode_OPU_VOP3__V_CMPX_NGT_F32(MachInst)
Definition: decoder.cc:5017
gem5::VegaISA::Decoder::decode_OP_SOP1__S_FF1_I32_B64
GPUStaticInst * decode_OP_SOP1__S_FF1_I32_B64(MachInst)
Definition: decoder.cc:10495
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MAX_F64
GPUStaticInst * decode_OPU_VOP3__V_MAX_F64(MachInst)
Definition: decoder.cc:7033
gem5::VegaISA::Decoder::decode_OP_SOP2__S_LSHR_B32
GPUStaticInst * decode_OP_SOP2__S_LSHR_B32(MachInst)
Definition: decoder.cc:4357
gem5::VegaISA::Decoder::decode_OP_SCRATCH__SCRATCH_LOAD_DWORDX2
GPUStaticInst * decode_OP_SCRATCH__SCRATCH_LOAD_DWORDX2(MachInst)
Definition: decoder.cc:9746
gem5::VegaISA::Decoder::decode_OP_SMEM__S_BUFFER_ATOMIC_SUB
GPUStaticInst * decode_OP_SMEM__S_BUFFER_ATOMIC_SUB(MachInst)
Definition: decoder.cc:10099
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_GT_F16
GPUStaticInst * decode_OPU_VOP3__V_CMPX_GT_F16(MachInst)
Definition: decoder.cc:4783
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CVT_U32_F32
GPUStaticInst * decode_OPU_VOP3__V_CVT_U32_F32(MachInst)
Definition: decoder.cc:6139
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_SIN_F32
GPUStaticInst * decode_OPU_VOP3__V_SIN_F32(MachInst)
Definition: decoder.cc:6343
gem5::VegaISA::Decoder::decode_OP_VOP1__V_FRACT_F32
GPUStaticInst * decode_OP_VOP1__V_FRACT_F32(MachInst)
Definition: decoder.cc:11197
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_SUB_I32
GPUStaticInst * decode_OPU_VOP3__V_SUB_I32(MachInst)
Definition: decoder.cc:7177
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_ATOMIC_UMIN
GPUStaticInst * decode_OP_MIMG__IMAGE_ATOMIC_UMIN(MachInst)
Definition: decoder.cc:8797
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_GATHER4_LZ_O
GPUStaticInst * decode_OP_MIMG__IMAGE_GATHER4_LZ_O(MachInst)
Definition: decoder.cc:9157
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_NE_I32
GPUStaticInst * decode_OPU_VOP3__V_CMPX_NE_I32(MachInst)
Definition: decoder.cc:5557
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_LT_U32
GPUStaticInst * decode_OP_VOPC__V_CMPX_LT_U32(MachInst)
Definition: decoder.cc:12463
gem5::VegaISA::Decoder::decode_OP_SOP1__S_SEXT_I32_I8
GPUStaticInst * decode_OP_SOP1__S_SEXT_I32_I8(MachInst)
Definition: decoder.cc:10525
gem5::VegaISA::Decoder::decode_OP_SMEM__S_ATOMIC_UMIN_X2
GPUStaticInst * decode_OP_SMEM__S_ATOMIC_UMIN_X2(MachInst)
Definition: decoder.cc:10345
gem5::VegaISA::Decoder::decode_OP_DS__DS_WRITE2ST64_B32
GPUStaticInst * decode_OP_DS__DS_WRITE2ST64_B32(MachInst)
Definition: decoder.cc:7291
gem5::VegaISA::Decoder::decode_OP_DS__DS_ADD_U64
GPUStaticInst * decode_OP_DS__DS_ADD_U64(MachInst)
Definition: decoder.cc:7543
gem5::VegaISA::Decoder::decode_OP_DS__DS_DEC_RTN_U32
GPUStaticInst * decode_OP_DS__DS_DEC_RTN_U32(MachInst)
Definition: decoder.cc:7375
gem5::VegaISA::InFmt_VOP_SDWAB::S0
unsigned int S0
Definition: gpu_decoder.hh:1876
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_LDEXP_F32
GPUStaticInst * decode_OPU_VOP3__V_LDEXP_F32(MachInst)
Definition: decoder.cc:7063
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MIN_F64
GPUStaticInst * decode_OPU_VOP3__V_MIN_F64(MachInst)
Definition: decoder.cc:7027
gem5::VegaISA::InFmt_VOP_SDWAB::SRC0_SEL
unsigned int SRC0_SEL
Definition: gpu_decoder.hh:1871
gem5::VegaISA::Decoder::decode_OP_SOP2__S_SUBB_U32
GPUStaticInst * decode_OP_SOP2__S_SUBB_U32(MachInst)
Definition: decoder.cc:4207
gem5::VegaISA::InFmt_VOP_SDWA
Definition: gpu_decoder.hh:1847
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_GE_F16
GPUStaticInst * decode_OPU_VOP3__V_CMPX_GE_F16(MachInst)
Definition: decoder.cc:4795
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_CLASS_F64
GPUStaticInst * decode_OP_VOPC__V_CMP_CLASS_F64(MachInst)
Definition: decoder.cc:11521
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_LE_I16
GPUStaticInst * decode_OPU_VOP3__V_CMP_LE_I16(MachInst)
Definition: decoder.cc:5257
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_ATOMIC_UMAX_X2
GPUStaticInst * decode_OP_FLAT__FLAT_ATOMIC_UMAX_X2(MachInst)
Definition: decoder.cc:8377
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_GATHER4_LZ
GPUStaticInst * decode_OP_MIMG__IMAGE_GATHER4_LZ(MachInst)
Definition: decoder.cc:9073
gem5::VegaISA::Decoder::decode_OP_SOPK__S_CMPK_LG_U32
GPUStaticInst * decode_OP_SOPK__S_CMPK_LG_U32(MachInst)
Definition: decoder.cc:4549
gem5::VegaISA::Decoder::decode_OP_SMEM__S_ATOMIC_UMAX_X2
GPUStaticInst * decode_OP_SMEM__S_ATOMIC_UMAX_X2(MachInst)
Definition: decoder.cc:10357
gem5::VegaISA::Decoder::decode_OP_VOP1__V_LOG_LEGACY_F32
GPUStaticInst * decode_OP_VOP1__V_LOG_LEGACY_F32(MachInst)
Definition: decoder.cc:11479
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_GATHER4
GPUStaticInst * decode_OP_MIMG__IMAGE_GATHER4(MachInst)
Definition: decoder.cc:9037
gem5::VegaISA::InFmt_FLAT_1::VDST
unsigned int VDST
Definition: gpu_decoder.hh:1651
gem5::VegaISA::Decoder::decode_OP_VOP1__V_CVT_NORM_U16_F16
GPUStaticInst * decode_OP_VOP1__V_CVT_NORM_U16_F16(MachInst)
Definition: decoder.cc:11491
gem5::VegaISA::InFmt_MUBUF::pad_15
unsigned int pad_15
Definition: gpu_decoder.hh:1708
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_STORE_SHORT
GPUStaticInst * decode_OP_FLAT__FLAT_STORE_SHORT(MachInst)
Definition: decoder.cc:8185
gem5::VegaISA::Decoder::decode_OP_SOP2__S_ADD_U32
GPUStaticInst * decode_OP_SOP2__S_ADD_U32(MachInst)
Definition: decoder.cc:4177
gem5::VegaISA::InFmt_VOP_SDWAB
Definition: gpu_decoder.hh:1867
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_GT_U16
GPUStaticInst * decode_OP_VOPC__V_CMP_GT_U16(MachInst)
Definition: decoder.cc:12193
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_GT_U32
GPUStaticInst * decode_OPU_VOP3__V_CMPX_GT_U32(MachInst)
Definition: decoder.cc:5599
gem5::VegaISA::Decoder::decode_OP_SMEM__S_LOAD_DWORDX8
GPUStaticInst * decode_OP_SMEM__S_LOAD_DWORDX8(MachInst)
Definition: decoder.cc:9866
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_TRU_F64
GPUStaticInst * decode_OPU_VOP3__V_CMPX_TRU_F64(MachInst)
Definition: decoder.cc:5233
gem5::VegaISA::InFmt_VOP3P_1::NEG
unsigned int NEG
Definition: gpu_decoder.hh:1900
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_F_F32
GPUStaticInst * decode_OPU_VOP3__V_CMP_F_F32(MachInst)
Definition: decoder.cc:4855
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_SAMPLE_C_CD_CL
GPUStaticInst * decode_OP_MIMG__IMAGE_SAMPLE_C_CD_CL(MachInst)
Definition: decoder.cc:9223
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CVT_PKRTZ_F16_F32
GPUStaticInst * decode_OPU_VOP3__V_CVT_PKRTZ_F16_F32(MachInst)
Definition: decoder.cc:7141
gem5::VegaISA::InFmt_MIMG::OPM
unsigned int OPM
Definition: gpu_decoder.hh:1659
gem5::VegaISA::Decoder::decode_OP_DS__DS_MSKOR_B32
GPUStaticInst * decode_OP_DS__DS_MSKOR_B32(MachInst)
Definition: decoder.cc:7273
gem5::VegaISA::Decoder::decode_OP_DS__DS_MAX_SRC2_I32
GPUStaticInst * decode_OP_DS__DS_MAX_SRC2_I32(MachInst)
Definition: decoder.cc:7891
gem5::VegaISA::Decoder::decode_OP_DS__DS_NOP
GPUStaticInst * decode_OP_DS__DS_NOP(MachInst)
Definition: decoder.cc:7321
gem5::VegaISA::Decoder::subDecode_OP_VOP1
GPUStaticInst * subDecode_OP_VOP1(MachInst)
Definition: decoder.cc:3738
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_ADD_F16
GPUStaticInst * decode_OPU_VOP3__V_ADD_F16(MachInst)
Definition: decoder.cc:5989
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_RCP_F16
GPUStaticInst * decode_OPU_VOP3__V_RCP_F16(MachInst)
Definition: decoder.cc:6445
gem5::VegaISA::Decoder::decode_OP_SMEM__S_BUFFER_ATOMIC_AND_X2
GPUStaticInst * decode_OP_SMEM__S_BUFFER_ATOMIC_AND_X2(MachInst)
Definition: decoder.cc:10207
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_RNDNE_F32
GPUStaticInst * decode_OPU_VOP3__V_RNDNE_F32(MachInst)
Definition: decoder.cc:6277
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_GT_U16
GPUStaticInst * decode_OPU_VOP3__V_CMP_GT_U16(MachInst)
Definition: decoder.cc:5311
gem5::VegaISA::Decoder::decode_OP_FLAT__FLAT_ATOMIC_UMIN_X2
GPUStaticInst * decode_OP_FLAT__FLAT_ATOMIC_UMIN_X2(MachInst)
Definition: decoder.cc:8365
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_NLE_F16
GPUStaticInst * decode_OPU_VOP3__V_CMPX_NLE_F16(MachInst)
Definition: decoder.cc:4831
gem5::VegaISA::Decoder::decode_OP_VOP1__V_CVT_F64_U32
GPUStaticInst * decode_OP_VOP1__V_CVT_F64_U32(MachInst)
Definition: decoder.cc:11167
gem5::VegaISA::Decoder::decode_OP_GLOBAL__GLOBAL_LOAD_UBYTE
GPUStaticInst * decode_OP_GLOBAL__GLOBAL_LOAD_UBYTE(MachInst)
Definition: decoder.cc:8413
gem5::VegaISA::Decoder::decode_OP_SMEM__S_SCRATCH_STORE_DWORD
GPUStaticInst * decode_OP_SMEM__S_SCRATCH_STORE_DWORD(MachInst)
Definition: decoder.cc:9944
gem5::VegaISA::Decoder::decode_OP_DS__DS_MIN_I32
GPUStaticInst * decode_OP_DS__DS_MIN_I32(MachInst)
Definition: decoder.cc:7231
gem5::VegaISA::Decoder::decode_OP_VOP3P__V_PK_ADD_F16
GPUStaticInst * decode_OP_VOP3P__V_PK_ADD_F16(MachInst)
Definition: decoder.cc:12787
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_ADD_I32
GPUStaticInst * decode_OPU_VOP3__V_ADD_I32(MachInst)
Definition: decoder.cc:7171
gem5::VegaISA::Decoder::decode_OP_DS__DS_READ_U16_D16
GPUStaticInst * decode_OP_DS__DS_READ_U16_D16(MachInst)
Definition: decoder.cc:7699
gem5::VegaISA::Decoder::decode_OP_VOP2__V_ADD_CO_U32
GPUStaticInst * decode_OP_VOP2__V_ADD_CO_U32(MachInst)
Definition: decoder.cc:3997
gem5::VegaISA::Decoder::subDecode_OP_SOPP
GPUStaticInst * subDecode_OP_SOPP(MachInst)
Definition: decoder.cc:3762
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_STORE_FORMAT_XYZ
GPUStaticInst * decode_OP_MUBUF__BUFFER_STORE_FORMAT_XYZ(MachInst)
Definition: decoder.cc:9386
gem5::VegaISA::Decoder::decode_OP_SOPP__S_ENDPGM_ORDERED_PS_DONE
GPUStaticInst * decode_OP_SOPP__S_ENDPGM_ORDERED_PS_DONE(MachInst)
Definition: decoder.cc:11017
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_SAMPLE_O
GPUStaticInst * decode_OP_MIMG__IMAGE_SAMPLE_O(MachInst)
Definition: decoder.cc:8941
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_NE_I64
GPUStaticInst * decode_OPU_VOP3__V_CMP_NE_I64(MachInst)
Definition: decoder.cc:5653
gem5::VegaISA::InFmt_VOP_DPP::SRC1_NEG
unsigned int SRC1_NEG
Definition: gpu_decoder.hh:1841
gem5::VegaISA::Decoder::decode_OP_DS__DS_MIN_SRC2_U64
GPUStaticInst * decode_OP_DS__DS_MIN_SRC2_U64(MachInst)
Definition: decoder.cc:8053
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_NLT_F32
GPUStaticInst * decode_OPU_VOP3__V_CMPX_NLT_F32(MachInst)
Definition: decoder.cc:5035
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_DIV_FMAS_F64
GPUStaticInst * decode_OPU_VOP3__V_DIV_FMAS_F64(MachInst)
Definition: decoder.cc:6751
gem5::VegaISA::Decoder::decode_OP_DS__DS_RSUB_SRC2_U32
GPUStaticInst * decode_OP_DS__DS_RSUB_SRC2_U32(MachInst)
Definition: decoder.cc:7867
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_ATOMIC_UMIN
GPUStaticInst * decode_OP_MUBUF__BUFFER_ATOMIC_UMIN(MachInst)
Definition: decoder.cc:9590
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_LE_F64
GPUStaticInst * decode_OP_VOPC__V_CMPX_LE_F64(MachInst)
Definition: decoder.cc:12043
gem5::VegaISA::Decoder::decode_OP_SOPK__S_CMPK_GT_U32
GPUStaticInst * decode_OP_SOPK__S_CMPK_GT_U32(MachInst)
Definition: decoder.cc:4555
gem5::VegaISA::Decoder::~Decoder
~Decoder()
Definition: decoder.cc:49
gem5::VegaISA::Decoder::tableSubDecode_OP_VINTRP
static IsaDecodeMethod tableSubDecode_OP_VINTRP[4]
Definition: gpu_decoder.hh:76
gem5::VegaISA::Decoder::decode_OP_SOP1__S_ANDN1_SAVEEXEC_B64
GPUStaticInst * decode_OP_SOP1__S_ANDN1_SAVEEXEC_B64(MachInst)
Definition: decoder.cc:10687
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_ATOMIC_SMAX
GPUStaticInst * decode_OP_MIMG__IMAGE_ATOMIC_SMAX(MachInst)
Definition: decoder.cc:8803
gem5::VegaISA::Decoder::decode_OP_DS__DS_CMPST_RTN_B32
GPUStaticInst * decode_OP_DS__DS_CMPST_RTN_B32(MachInst)
Definition: decoder.cc:7447
gem5::VegaISA::Decoder::decode_OP_SOP1__S_FF0_I32_B64
GPUStaticInst * decode_OP_SOP1__S_FF0_I32_B64(MachInst)
Definition: decoder.cc:10483
gem5::VegaISA::Decoder::decode_OP_GLOBAL__GLOBAL_ATOMIC_SMIN
GPUStaticInst * decode_OP_GLOBAL__GLOBAL_ATOMIC_SMIN(MachInst)
Definition: decoder.cc:8569
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_F_I32
GPUStaticInst * decode_OP_VOPC__V_CMPX_F_I32(MachInst)
Definition: decoder.cc:12409
gem5::VegaISA::Decoder::decode_OP_VOP1__V_RCP_IFLAG_F32
GPUStaticInst * decode_OP_VOP1__V_RCP_IFLAG_F32(MachInst)
Definition: decoder.cc:11245
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_INTERP_P2_F32
GPUStaticInst * decode_OPU_VOP3__V_INTERP_P2_F32(MachInst)
Definition: decoder.cc:6979
gem5::VegaISA::Decoder::decode_OP_SOP1__S_FLBIT_I32_B64
GPUStaticInst * decode_OP_SOP1__S_FLBIT_I32_B64(MachInst)
Definition: decoder.cc:10507
gem5::VegaISA::InFmt_VINTRP::VDST
unsigned int VDST
Definition: gpu_decoder.hh:1783
gem5::VegaISA::Decoder::decode_OP_DS__DS_MIN_SRC2_F64
GPUStaticInst * decode_OP_DS__DS_MIN_SRC2_F64(MachInst)
Definition: decoder.cc:8089
gem5::VegaISA::Decoder::decode_OP_SMEM__S_BUFFER_ATOMIC_CMPSWAP
GPUStaticInst * decode_OP_SMEM__S_BUFFER_ATOMIC_CMPSWAP(MachInst)
Definition: decoder.cc:10087
gem5::VegaISA::Decoder::decode_OP_SOPC__S_BITCMP0_B64
GPUStaticInst * decode_OP_SOPC__S_BITCMP0_B64(MachInst)
Definition: decoder.cc:10801
gem5::VegaISA::Decoder::decode_OP_SOP2__S_SUB_U32
GPUStaticInst * decode_OP_SOP2__S_SUB_U32(MachInst)
Definition: decoder.cc:4183
gem5::VegaISA::InFmt_VOP_DPP::SRC0_NEG
unsigned int SRC0_NEG
Definition: gpu_decoder.hh:1839
gem5::VegaISA::InFmt_MTBUF
Definition: gpu_decoder.hh:1682
gem5::VegaISA::Decoder::decode_OP_SOPC__S_BITCMP0_B32
GPUStaticInst * decode_OP_SOPC__S_BITCMP0_B32(MachInst)
Definition: decoder.cc:10789
gem5::VegaISA::InFmt_MUBUF::IDXEN
unsigned int IDXEN
Definition: gpu_decoder.hh:1706
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_SUBREV_F16
GPUStaticInst * decode_OPU_VOP3__V_SUBREV_F16(MachInst)
Definition: decoder.cc:6001
gem5::VegaISA::Decoder::decode_OP_SOP1__S_FLBIT_I32_B32
GPUStaticInst * decode_OP_SOP1__S_FLBIT_I32_B32(MachInst)
Definition: decoder.cc:10501
gem5::VegaISA::Decoder::decode_OP_SOP1__S_GETPC_B64
GPUStaticInst * decode_OP_SOP1__S_GETPC_B64(MachInst)
Definition: decoder.cc:10561
gem5::VegaISA::InFmt_MUBUF_1::VDATA
unsigned int VDATA
Definition: gpu_decoder.hh:1718
gem5::VegaISA::InFmt_DS::OFFSET0
unsigned int OFFSET0
Definition: gpu_decoder.hh:1603
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_NLG_F16
GPUStaticInst * decode_OP_VOPC__V_CMPX_NLG_F16(MachInst)
Definition: decoder.cc:11701
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_ATOMIC_ADD
GPUStaticInst * decode_OP_MUBUF__BUFFER_ATOMIC_ADD(MachInst)
Definition: decoder.cc:9572
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_NE_I32
GPUStaticInst * decode_OP_VOPC__V_CMPX_NE_I32(MachInst)
Definition: decoder.cc:12439
gem5::VegaISA::Decoder::decode_OP_SMEM__S_BUFFER_ATOMIC_UMAX_X2
GPUStaticInst * decode_OP_SMEM__S_BUFFER_ATOMIC_UMAX_X2(MachInst)
Definition: decoder.cc:10201
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_EQ_I16
GPUStaticInst * decode_OPU_VOP3__V_CMP_EQ_I16(MachInst)
Definition: decoder.cc:5251
gem5::VegaISA::InFmt_VOP_DPP::SRC0_ABS
unsigned int SRC0_ABS
Definition: gpu_decoder.hh:1840
gem5::VegaISA::Decoder::decode_OP_DS__DS_READ_ADDTID_B32
GPUStaticInst * decode_OP_DS__DS_READ_ADDTID_B32(MachInst)
Definition: decoder.cc:7987
gem5::VegaISA::Decoder::decode_OP_VOP1__V_FREXP_EXP_I32_F32
GPUStaticInst * decode_OP_VOP1__V_FREXP_EXP_I32_F32(MachInst)
Definition: decoder.cc:11341
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_NGT_F64
GPUStaticInst * decode_OP_VOPC__V_CMP_NGT_F64(MachInst)
Definition: decoder.cc:11995
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_GE_I64
GPUStaticInst * decode_OPU_VOP3__V_CMPX_GE_I64(MachInst)
Definition: decoder.cc:5755
gem5::VegaISA::Decoder::decode_OP_DS__DS_SUB_U32
GPUStaticInst * decode_OP_DS__DS_SUB_U32(MachInst)
Definition: decoder.cc:7207
gem5::VegaISA::Decoder::decode_OP_VOP2__V_MAX_U16
GPUStaticInst * decode_OP_VOP2__V_MAX_U16(MachInst)
Definition: decoder.cc:4129
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_SAMPLE_C_D
GPUStaticInst * decode_OP_MIMG__IMAGE_SAMPLE_C_D(MachInst)
Definition: decoder.cc:8905
gem5::VegaISA::Decoder::decode_OP_SCRATCH__SCRATCH_LOAD_UBYTE_D16_HI
GPUStaticInst * decode_OP_SCRATCH__SCRATCH_LOAD_UBYTE_D16_HI(MachInst)
Definition: decoder.cc:9818
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MUL_HI_I32_I24
GPUStaticInst * decode_OPU_VOP3__V_MUL_HI_I32_I24(MachInst)
Definition: decoder.cc:5857
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MIN3_F32
GPUStaticInst * decode_OPU_VOP3__V_MIN3_F32(MachInst)
Definition: decoder.cc:6637
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_AND_OR_B32
GPUStaticInst * decode_OPU_VOP3__V_AND_OR_B32(MachInst)
Definition: decoder.cc:6931
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_LOAD_PCK
GPUStaticInst * decode_OP_MIMG__IMAGE_LOAD_PCK(MachInst)
Definition: decoder.cc:8713
gem5::VegaISA::Decoder::decode_OP_SOP2__S_BFE_I32
GPUStaticInst * decode_OP_SOP2__S_BFE_I32(MachInst)
Definition: decoder.cc:4405
gem5::VegaISA::Decoder::decode_OP_SMEM__S_DCACHE_WB
GPUStaticInst * decode_OP_SMEM__S_DCACHE_WB(MachInst)
Definition: decoder.cc:10027
gem5::VegaISA::InFmt_VOP3B::OP
unsigned int OP
Definition: gpu_decoder.hh:1823
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_SAMPLE_CD_CL
GPUStaticInst * decode_OP_MIMG__IMAGE_SAMPLE_CD_CL(MachInst)
Definition: decoder.cc:9211
gem5::VegaISA::Decoder::decode_OP_DS__DS_MAX_RTN_U64
GPUStaticInst * decode_OP_DS__DS_MAX_RTN_U64(MachInst)
Definition: decoder.cc:7759
gem5::VegaISA::InFmt_MIMG::TFE
unsigned int TFE
Definition: gpu_decoder.hh:1666
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_GATHER4_C_LZ
GPUStaticInst * decode_OP_MIMG__IMAGE_GATHER4_C_LZ(MachInst)
Definition: decoder.cc:9121
gem5::VegaISA::Decoder::decode_OP_GLOBAL__GLOBAL_ATOMIC_SMIN_X2
GPUStaticInst * decode_OP_GLOBAL__GLOBAL_ATOMIC_SMIN_X2(MachInst)
Definition: decoder.cc:8647
gem5::VegaISA::Decoder::decode_OP_SOP2__S_ASHR_I32
GPUStaticInst * decode_OP_SOP2__S_ASHR_I32(MachInst)
Definition: decoder.cc:4369
gem5::VegaISA::Decoder::decode_OP_SOP2__S_MIN_U32
GPUStaticInst * decode_OP_SOP2__S_MIN_U32(MachInst)
Definition: decoder.cc:4219
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_GT_I16
GPUStaticInst * decode_OPU_VOP3__V_CMP_GT_I16(MachInst)
Definition: decoder.cc:5263
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_GE_F32
GPUStaticInst * decode_OP_VOPC__V_CMPX_GE_F32(MachInst)
Definition: decoder.cc:11869
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_GT_F16
GPUStaticInst * decode_OP_VOPC__V_CMP_GT_F16(MachInst)
Definition: decoder.cc:11569
gem5::VegaISA::Decoder::decode_OP_VOP2__V_MUL_LEGACY_F32
GPUStaticInst * decode_OP_VOP2__V_MUL_LEGACY_F32(MachInst)
Definition: decoder.cc:3871
gem5::VegaISA::InFmt_SOPP
Definition: gpu_decoder.hh:1772
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MAD_U32_U24
GPUStaticInst * decode_OPU_VOP3__V_MAD_U32_U24(MachInst)
Definition: decoder.cc:6559
gem5::VegaISA::Decoder::decode_OP_DS__DS_MIN_U32
GPUStaticInst * decode_OP_DS__DS_MIN_U32(MachInst)
Definition: decoder.cc:7243
gem5::VegaISA::Decoder::decode_OP_VOP3P__V_PK_MAX_I16
GPUStaticInst * decode_OP_VOP3P__V_PK_MAX_I16(MachInst)
Definition: decoder.cc:12739
gem5::VegaISA::Decoder::decode_OP_SMEM__S_DCACHE_WB_VOL
GPUStaticInst * decode_OP_SMEM__S_DCACHE_WB_VOL(MachInst)
Definition: decoder.cc:10039
gem5::VegaISA::Decoder::decode_OP_SCRATCH__SCRATCH_STORE_BYTE
GPUStaticInst * decode_OP_SCRATCH__SCRATCH_STORE_BYTE(MachInst)
Definition: decoder.cc:9764
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_NLE_F64
GPUStaticInst * decode_OPU_VOP3__V_CMP_NLE_F64(MachInst)
Definition: decoder.cc:5119
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_LT_F32
GPUStaticInst * decode_OP_VOPC__V_CMP_LT_F32(MachInst)
Definition: decoder.cc:11743
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_GT_I64
GPUStaticInst * decode_OP_VOPC__V_CMPX_GT_I64(MachInst)
Definition: decoder.cc:12625
gem5::VegaISA::InFmt_MUBUF
Definition: gpu_decoder.hh:1703
gem5::VegaISA::Decoder::decode_OP_MIMG__IMAGE_SAMPLE_C_B_O
GPUStaticInst * decode_OP_MIMG__IMAGE_SAMPLE_C_B_O(MachInst)
Definition: decoder.cc:9019
gem5::VegaISA::Decoder::decode_OP_SOP1__S_QUADMASK_B32
GPUStaticInst * decode_OP_SOP1__S_QUADMASK_B32(MachInst)
Definition: decoder.cc:10633
gem5::VegaISA::InstFormat::iFmt_SOP1
InFmt_SOP1 iFmt_SOP1
Definition: gpu_decoder.hh:1919
gem5::VegaISA::Decoder::decode_OP_SMEM__S_BUFFER_LOAD_DWORDX16
GPUStaticInst * decode_OP_SMEM__S_BUFFER_LOAD_DWORDX16(MachInst)
Definition: decoder.cc:9920
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_DIV_SCALE_F32
GPUStaticInst * decode_OPU_VOP3__V_DIV_SCALE_F32(MachInst)
Definition: decoder.cc:6733
gem5::VegaISA::Decoder::decode_OP_SMEM__S_BUFFER_STORE_DWORDX4
GPUStaticInst * decode_OP_SMEM__S_BUFFER_STORE_DWORDX4(MachInst)
Definition: decoder.cc:9974
gem5::VegaISA::Decoder::decode_OP_VOP2__V_LSHRREV_B32
GPUStaticInst * decode_OP_VOP2__V_LSHRREV_B32(MachInst)
Definition: decoder.cc:3943
gem5::VegaISA::InstFormat::iFmt_SMEM_1
InFmt_SMEM_1 iFmt_SMEM_1
Definition: gpu_decoder.hh:1918
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_NEQ_F32
GPUStaticInst * decode_OP_VOPC__V_CMP_NEQ_F32(MachInst)
Definition: decoder.cc:11815
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_STORE_SHORT_D16_HI
GPUStaticInst * decode_OP_MUBUF__BUFFER_STORE_SHORT_D16_HI(MachInst)
Definition: decoder.cc:9512
gem5::VegaISA::InFmt_MIMG::A16
unsigned int A16
Definition: gpu_decoder.hh:1665
gem5::VegaISA::Decoder::decode_OP_SOPK__S_CMPK_LT_I32
GPUStaticInst * decode_OP_SOPK__S_CMPK_LT_I32(MachInst)
Definition: decoder.cc:4531
gem5::VegaISA::InFmt_EXP::VM
unsigned int VM
Definition: gpu_decoder.hh:1623
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_O_F32
GPUStaticInst * decode_OPU_VOP3__V_CMP_O_F32(MachInst)
Definition: decoder.cc:4897
gem5::VegaISA::Decoder::decode_OP_VOP2__V_SUB_F16
GPUStaticInst * decode_OP_VOP2__V_SUB_F16(MachInst)
Definition: decoder.cc:4039
gem5::VegaISA::Decoder::decode_OP_DS__DS_MAX_SRC2_U64
GPUStaticInst * decode_OP_DS__DS_MAX_SRC2_U64(MachInst)
Definition: decoder.cc:8059
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MIN3_F16
GPUStaticInst * decode_OPU_VOP3__V_MIN3_F16(MachInst)
Definition: decoder.cc:6853
gem5::VegaISA::Decoder::decode_OP_DS__DS_WRXCHG2_RTN_B32
GPUStaticInst * decode_OP_DS__DS_WRXCHG2_RTN_B32(MachInst)
Definition: decoder.cc:7435
gem5::VegaISA::Decoder::decode_OP_SOP1__S_CMOV_B32
GPUStaticInst * decode_OP_SOP1__S_CMOV_B32(MachInst)
Definition: decoder.cc:10405
gem5::VegaISA::Decoder::decode_OP_DS__DS_CMPST_F64
GPUStaticInst * decode_OP_DS__DS_CMPST_F64(MachInst)
Definition: decoder.cc:7645
gem5::VegaISA::Decoder::decode_OP_SOP1__S_MOVRELD_B64
GPUStaticInst * decode_OP_SOP1__S_MOVRELD_B64(MachInst)
Definition: decoder.cc:10663
gem5::VegaISA::Decoder::decode_OP_SOPP__S_SLEEP
GPUStaticInst * decode_OP_SOPP__S_SLEEP(MachInst)
Definition: decoder.cc:10921
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_LT_U32
GPUStaticInst * decode_OP_VOPC__V_CMP_LT_U32(MachInst)
Definition: decoder.cc:12367
gem5::VegaISA::Decoder::decode_OP_DS__DS_CMPST_RTN_B64
GPUStaticInst * decode_OP_DS__DS_CMPST_RTN_B64(MachInst)
Definition: decoder.cc:7807
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_O_F64
GPUStaticInst * decode_OP_VOPC__V_CMP_O_F64(MachInst)
Definition: decoder.cc:11971
gem5::VegaISA::Decoder::decode_OP_SOP2__S_OR_B64
GPUStaticInst * decode_OP_SOP2__S_OR_B64(MachInst)
Definition: decoder.cc:4267
gem5::VegaISA::Decoder::decode_OP_SOPK__S_CMPK_LT_U32
GPUStaticInst * decode_OP_SOPK__S_CMPK_LT_U32(MachInst)
Definition: decoder.cc:4567
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_LE_F32
GPUStaticInst * decode_OP_VOPC__V_CMPX_LE_F32(MachInst)
Definition: decoder.cc:11851
gem5::VegaISA::InFmt_VOP3P::CLMP
unsigned int CLMP
Definition: gpu_decoder.hh:1890
gem5::VegaISA::Decoder::decode_OP_GLOBAL__GLOBAL_ATOMIC_UMIN
GPUStaticInst * decode_OP_GLOBAL__GLOBAL_ATOMIC_UMIN(MachInst)
Definition: decoder.cc:8575
gem5::VegaISA::InFmt_SMEM::SOE
unsigned int SOE
Definition: gpu_decoder.hh:1729
gem5::VegaISA::Decoder::decode_OP_VOP2__V_ADDC_CO_U32
GPUStaticInst * decode_OP_VOP2__V_ADDC_CO_U32(MachInst)
Definition: decoder.cc:4015
gem5::VegaISA::Decoder::decode_OP_SOPK__S_CMPK_LE_U32
GPUStaticInst * decode_OP_SOPK__S_CMPK_LE_U32(MachInst)
Definition: decoder.cc:4573
gem5::VegaISA::Decoder::decode_OP_SOP1__S_NOT_B64
GPUStaticInst * decode_OP_SOP1__S_NOT_B64(MachInst)
Definition: decoder.cc:10423
gem5::VegaISA::Decoder::decode_OP_SOPP__S_ENDPGM_SAVED
GPUStaticInst * decode_OP_SOPP__S_ENDPGM_SAVED(MachInst)
Definition: decoder.cc:10999
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_F_U64
GPUStaticInst * decode_OP_VOPC__V_CMP_F_U64(MachInst)
Definition: decoder.cc:12553
gem5::VegaISA::InFmt_MIMG::OP
unsigned int OP
Definition: gpu_decoder.hh:1668
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CVT_PKACCUM_U8_F32
GPUStaticInst * decode_OPU_VOP3__V_CVT_PKACCUM_U8_F32(MachInst)
Definition: decoder.cc:6829
gem5::VegaISA::InFmt_VOP_SDWA::CLMP
unsigned int CLMP
Definition: gpu_decoder.hh:1851
gem5::VegaISA::Decoder::decode_OP_SOP1__S_CMOV_B64
GPUStaticInst * decode_OP_SOP1__S_CMOV_B64(MachInst)
Definition: decoder.cc:10411
gem5::VegaISA::Decoder::decode_OP_DS__DS_CMPST_B64
GPUStaticInst * decode_OP_DS__DS_CMPST_B64(MachInst)
Definition: decoder.cc:7639
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_O_F64
GPUStaticInst * decode_OPU_VOP3__V_CMPX_O_F64(MachInst)
Definition: decoder.cc:5185
gem5::VegaISA::InFmt_FLAT::GLC
unsigned int GLC
Definition: gpu_decoder.hh:1639
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_LE_U16
GPUStaticInst * decode_OPU_VOP3__V_CMPX_LE_U16(MachInst)
Definition: decoder.cc:5401
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CVT_F16_I16
GPUStaticInst * decode_OPU_VOP3__V_CVT_F16_I16(MachInst)
Definition: decoder.cc:6427
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_GE_U32
GPUStaticInst * decode_OP_VOPC__V_CMPX_GE_U32(MachInst)
Definition: decoder.cc:12493
gem5::VegaISA::Decoder::decode_OP_VOP2__V_MUL_I32_I24
GPUStaticInst * decode_OP_VOP2__V_MUL_I32_I24(MachInst)
Definition: decoder.cc:3883
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CVT_F64_I32
GPUStaticInst * decode_OPU_VOP3__V_CVT_F64_I32(MachInst)
Definition: decoder.cc:6121
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMP_LG_F64
GPUStaticInst * decode_OPU_VOP3__V_CMP_LG_F64(MachInst)
Definition: decoder.cc:5077
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CMPX_F_F16
GPUStaticInst * decode_OPU_VOP3__V_CMPX_F_F16(MachInst)
Definition: decoder.cc:4759
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_CVT_OFF_F32_I4
GPUStaticInst * decode_OPU_VOP3__V_CVT_OFF_F32_I4(MachInst)
Definition: decoder.cc:6181
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_ATOMIC_OR_X2
GPUStaticInst * decode_OP_MUBUF__BUFFER_ATOMIC_OR_X2(MachInst)
Definition: decoder.cc:9692
gem5::VegaISA::InFmt_MIMG::GLC
unsigned int GLC
Definition: gpu_decoder.hh:1663
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_MAX_F32
GPUStaticInst * decode_OPU_VOP3__V_MAX_F32(MachInst)
Definition: decoder.cc:5881
gem5::VegaISA::InFmt_VOP_SDWAB::SRC1_ABS
unsigned int SRC1_ABS
Definition: gpu_decoder.hh:1880
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_GE_U64
GPUStaticInst * decode_OP_VOPC__V_CMPX_GE_U64(MachInst)
Definition: decoder.cc:12685
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_LT_I16
GPUStaticInst * decode_OP_VOPC__V_CMP_LT_I16(MachInst)
Definition: decoder.cc:12127
gem5::VegaISA::InFmt_VOP3P::OPSEL
unsigned int OPSEL
Definition: gpu_decoder.hh:1888
gem5::VegaISA::InFmt_FLAT::SLC
unsigned int SLC
Definition: gpu_decoder.hh:1640
gem5::VegaISA::Decoder::decode_OP_SOPC__S_CMP_GE_U32
GPUStaticInst * decode_OP_SOPC__S_CMP_GE_U32(MachInst)
Definition: decoder.cc:10771
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMPX_F_U64
GPUStaticInst * decode_OP_VOPC__V_CMPX_F_U64(MachInst)
Definition: decoder.cc:12649
gem5::VegaISA::Decoder::decode_OP_MUBUF__BUFFER_LOAD_SBYTE
GPUStaticInst * decode_OP_MUBUF__BUFFER_LOAD_SBYTE(MachInst)
Definition: decoder.cc:9452
gem5::VegaISA::Decoder::decode_OP_DS__DS_READ_I8
GPUStaticInst * decode_OP_DS__DS_READ_I8(MachInst)
Definition: decoder.cc:7501
gem5::VegaISA::Decoder::decode_OPU_VOP3__V_FFBH_U32
GPUStaticInst * decode_OPU_VOP3__V_FFBH_U32(MachInst)
Definition: decoder.cc:6367
gem5::VegaISA::Decoder::decode_OP_VOPC__V_CMP_F_F32
GPUStaticInst * decode_OP_VOPC__V_CMP_F_F32(MachInst)
Definition: decoder.cc:11737
gem5::VegaISA::Decoder::decode_OP_DS__DS_ADD_U32
GPUStaticInst * decode_OP_DS__DS_ADD_U32(MachInst)
Definition: decoder.cc:7201