gem5  v20.1.0.0
SeriesRequestGenerator.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 1999-2008 Mark D. Hill and David A. Wood
3  * Copyright (c) 2009-2010 Advanced Micro Devices, Inc.
4  * All rights reserved.
5  *
6  * Redistribution and use in source and binary forms, with or without
7  * modification, are permitted provided that the following conditions are
8  * met: redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer;
10  * redistributions in binary form must reproduce the above copyright
11  * notice, this list of conditions and the following disclaimer in the
12  * documentation and/or other materials provided with the distribution;
13  * neither the name of the copyright holders nor the names of its
14  * contributors may be used to endorse or promote products derived from
15  * this software without specific prior written permission.
16  *
17  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28  */
29 
31 
32 #include "base/random.hh"
33 #include "base/trace.hh"
36 #include "debug/DirectedTest.hh"
37 
40  m_addr_increment_size(p->addr_increment_size),
41  m_percent_writes(p->percent_writes)
42 {
43  m_status = SeriesRequestGeneratorStatus_Thinking;
44  m_active_node = 0;
45  m_address = 0x0;
46 }
47 
49 {
50 }
51 
52 bool
54 {
55  DPRINTF(DirectedTest, "initiating request\n");
56  assert(m_status == SeriesRequestGeneratorStatus_Thinking);
57 
59 
60  Request::Flags flags;
61 
62  // For simplicity, requests are assumed to be 1 byte-sized
63  RequestPtr req = std::make_shared<Request>(m_address, 1, flags,
64  requestorId);
65 
66  Packet::Command cmd;
67  bool do_write = (random_mt.random(0, 100) < m_percent_writes);
68  if (do_write) {
69  cmd = MemCmd::WriteReq;
70  } else {
71  cmd = MemCmd::ReadReq;
72  }
73 
74  PacketPtr pkt = new Packet(req, cmd);
75  pkt->allocate();
76 
77  if (port->sendTimingReq(pkt)) {
78  DPRINTF(DirectedTest, "initiating request - successful\n");
79  m_status = SeriesRequestGeneratorStatus_Request_Pending;
80  return true;
81  } else {
82  // If the packet did not issue, must delete
83  // Note: No need to delete the data, the packet destructor
84  // will delete it
85  delete pkt;
86 
87  DPRINTF(DirectedTest, "failed to initiate request - sequencer not ready\n");
88  return false;
89  }
90 }
91 
92 void
94 {
95  assert(m_active_node == proc);
96  assert(m_address == address);
97  assert(m_status == SeriesRequestGeneratorStatus_Request_Pending);
98 
99  m_status = SeriesRequestGeneratorStatus_Thinking;
100  m_active_node++;
101  if (m_active_node == m_num_cpus) {
102  //
103  // Cycle of requests completed, increment cycle completions and restart
104  // at cpu zero
105  //
108  m_active_node = 0;
109  }
110 }
111 
113 SeriesRequestGeneratorParams::create()
114 {
115  return new SeriesRequestGenerator(this);
116 }
SeriesRequestGenerator::m_address
Addr m_address
Definition: SeriesRequestGenerator.hh:56
SeriesRequestGenerator::performCallback
void performCallback(uint32_t proc, Addr address)
Definition: SeriesRequestGenerator.cc:93
SeriesRequestGenerator.hh
Flags< FlagsType >
SeriesRequestGenerator::m_active_node
uint32_t m_active_node
Definition: SeriesRequestGenerator.hh:57
random.hh
MemCmd::ReadReq
@ ReadReq
Definition: packet.hh:82
RequestPtr
std::shared_ptr< Request > RequestPtr
Definition: request.hh:82
SeriesRequestGenerator::initiate
bool initiate()
Definition: SeriesRequestGenerator.cc:53
SeriesRequestGenerator::~SeriesRequestGenerator
~SeriesRequestGenerator()
Definition: SeriesRequestGenerator.cc:48
DirectedGenerator
Definition: DirectedGenerator.hh:37
SeriesRequestGenerator::m_addr_increment_size
uint32_t m_addr_increment_size
Definition: SeriesRequestGenerator.hh:58
MemCmd::Command
Command
List of all commands associated with a packet.
Definition: packet.hh:79
MemCmd::WriteReq
@ WriteReq
Definition: packet.hh:85
random_mt
Random random_mt
Definition: random.cc:96
RubyDirectedTester.hh
RequestPort::sendTimingReq
bool sendTimingReq(PacketPtr pkt)
Attempt to send a timing request to the responder port by calling its corresponding receive function.
Definition: port.hh:492
DPRINTF
#define DPRINTF(x,...)
Definition: trace.hh:234
SeriesRequestGenerator::m_percent_writes
uint32_t m_percent_writes
Definition: SeriesRequestGenerator.hh:59
SeriesRequestGenerator::SeriesRequestGenerator
SeriesRequestGenerator(const Params *p)
Definition: SeriesRequestGenerator.cc:38
RequestPort
A RequestPort is a specialisation of a Port, which implements the default protocol for the three diff...
Definition: port.hh:74
DirectedGenerator::Params
DirectedGeneratorParams Params
Definition: DirectedGenerator.hh:40
ProbePoints::Packet
ProbePointArg< PacketInfo > Packet
Packet probe point.
Definition: mem.hh:103
Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:142
SeriesRequestGenerator
Definition: SeriesRequestGenerator.hh:43
RubyDirectedTester::getCpuPort
RequestPort * getCpuPort(int idx)
Definition: RubyDirectedTester.cc:109
DirectedGenerator::m_directed_tester
RubyDirectedTester * m_directed_tester
Definition: DirectedGenerator.hh:53
DirectedGenerator::requestorId
RequestorID requestorId
Definition: DirectedGenerator.hh:52
SeriesRequestGenerator::m_status
SeriesRequestGeneratorStatus m_status
Definition: SeriesRequestGenerator.hh:55
DirectedGenerator::m_num_cpus
int m_num_cpus
Definition: DirectedGenerator.hh:51
Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:257
DirectedGenerator.hh
Random::random
std::enable_if< std::is_integral< T >::value, T >::type random()
Use the SFINAE idiom to choose an implementation based on whether the type is integral or floating po...
Definition: random.hh:86
trace.hh
MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:323
Packet::allocate
void allocate()
Allocate memory for the packet.
Definition: packet.hh:1299
RubyDirectedTester::incrementCycleCompletions
void incrementCycleCompletions()
Definition: RubyDirectedTester.hh:80

Generated on Wed Sep 30 2020 14:02:09 for gem5 by doxygen 1.8.17