Go to the documentation of this file.
36 #include "debug/DirectedTest.hh"
40 m_addr_increment_size(
p->addr_increment_size),
41 m_percent_writes(
p->percent_writes)
43 m_status = SeriesRequestGeneratorStatus_Thinking;
55 DPRINTF(DirectedTest,
"initiating request\n");
56 assert(
m_status == SeriesRequestGeneratorStatus_Thinking);
78 DPRINTF(DirectedTest,
"initiating request - successful\n");
79 m_status = SeriesRequestGeneratorStatus_Request_Pending;
87 DPRINTF(DirectedTest,
"failed to initiate request - sequencer not ready\n");
97 assert(
m_status == SeriesRequestGeneratorStatus_Request_Pending);
99 m_status = SeriesRequestGeneratorStatus_Thinking;
113 SeriesRequestGeneratorParams::create()
void performCallback(uint32_t proc, Addr address)
std::shared_ptr< Request > RequestPtr
~SeriesRequestGenerator()
uint32_t m_addr_increment_size
Command
List of all commands associated with a packet.
bool sendTimingReq(PacketPtr pkt)
Attempt to send a timing request to the responder port by calling its corresponding receive function.
uint32_t m_percent_writes
SeriesRequestGenerator(const Params *p)
A RequestPort is a specialisation of a Port, which implements the default protocol for the three diff...
DirectedGeneratorParams Params
ProbePointArg< PacketInfo > Packet
Packet probe point.
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
RequestPort * getCpuPort(int idx)
RubyDirectedTester * m_directed_tester
SeriesRequestGeneratorStatus m_status
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
std::enable_if< std::is_integral< T >::value, T >::type random()
Use the SFINAE idiom to choose an implementation based on whether the type is integral or floating po...
void allocate()
Allocate memory for the packet.
void incrementCycleCompletions()
Generated on Wed Sep 30 2020 14:02:09 for gem5 by doxygen 1.8.17