gem5
v20.1.0.0
|
#include "arch/arm/insts/pred_inst.hh"
Go to the source code of this file.
Classes | |
class | MrsOp |
class | MsrBase |
class | MsrImmOp |
class | MsrRegOp |
class | MrrcOp |
class | McrrOp |
class | ImmOp |
class | RegImmOp |
class | RegRegOp |
class | RegOp |
class | RegImmRegOp |
class | RegRegRegImmOp |
class | RegRegRegRegOp |
class | RegRegRegOp |
class | RegRegImmOp |
class | MiscRegRegImmOp |
class | RegMiscRegImmOp |
class | RegImmImmOp |
class | RegRegImmImmOp |
class | RegImmRegShiftOp |
class | UnknownOp |
class | McrMrcMiscInst |
Certain mrc/mcr instructions act as nops or flush the pipe based on what register the instruction is trying to access. More... | |
class | McrMrcImplDefined |
This class is also used for IMPLEMENTATION DEFINED registers, whose mcr/mrc behaviour is trappable even for unimplemented registers. More... | |