gem5  v20.1.0.0
static_inst.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2009 The University of Edinburgh
3  * Copyright (c) 2013 Advanced Micro Devices, Inc.
4  * All rights reserved.
5  *
6  * Redistribution and use in source and binary forms, with or without
7  * modification, are permitted provided that the following conditions are
8  * met: redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer;
10  * redistributions in binary form must reproduce the above copyright
11  * notice, this list of conditions and the following disclaimer in the
12  * documentation and/or other materials provided with the distribution;
13  * neither the name of the copyright holders nor the names of its
14  * contributors may be used to endorse or promote products derived from
15  * this software without specific prior written permission.
16  *
17  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28  */
29 
31 
32 #include "cpu/reg_class.hh"
33 
34 using namespace PowerISA;
35 
36 void
37 PowerStaticInst::printReg(std::ostream &os, RegId reg) const
38 {
39  if (reg.isIntReg())
40  ccprintf(os, "r%d", reg.index());
41  else if (reg.isFloatReg())
42  ccprintf(os, "f%d", reg.index());
43  else if (reg.isMiscReg())
44  switch (reg.index()) {
45  case 0: ccprintf(os, "cr"); break;
46  case 1: ccprintf(os, "xer"); break;
47  case 2: ccprintf(os, "lr"); break;
48  case 3: ccprintf(os, "ctr"); break;
49  default: ccprintf(os, "unknown_reg");
50  break;
51  }
52  else if (reg.isCCReg())
53  panic("printReg: POWER does not implement CCRegClass\n");
54 }
55 
56 std::string
58  Addr pc, const Loader::SymbolTable *symtab) const
59 {
60  std::stringstream ss;
61 
62  ccprintf(ss, "%-10s ", mnemonic);
63 
64  return ss.str();
65 }
X86ISA::os
Bitfield< 17 > os
Definition: misc.hh:803
Loader::SymbolTable
Definition: symtab.hh:59
X86ISA::reg
Bitfield< 5, 3 > reg
Definition: types.hh:87
RegId
Register ID: describe an architectural register with its class and index.
Definition: reg_class.hh:75
ArmISA::ss
Bitfield< 21 > ss
Definition: miscregs_types.hh:56
PowerISA
Definition: decoder.cc:31
MipsISA::pc
Bitfield< 4 > pc
Definition: pra_constants.hh:240
PowerISA::PowerStaticInst::printReg
void printReg(std::ostream &os, RegId reg) const
Print a register name for disassembly given the unique dependence tag number (FP or int).
Definition: static_inst.cc:37
StaticInst::mnemonic
const char * mnemonic
Base mnemonic (e.g., "add").
Definition: static_inst.hh:258
Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:142
reg_class.hh
ccprintf
void ccprintf(cp::Print &print)
Definition: cprintf.hh:127
static_inst.hh
PowerISA::PowerStaticInst::generateDisassembly
std::string generateDisassembly(Addr pc, const Loader::SymbolTable *symtab) const override
Internal function to generate disassembly string.
Definition: static_inst.cc:57
panic
#define panic(...)
This implements a cprintf based panic() function.
Definition: logging.hh:171

Generated on Wed Sep 30 2020 14:02:00 for gem5 by doxygen 1.8.17