gem5  v20.1.0.0
tlb.hh
Go to the documentation of this file.
1 /*
2  * Copyright 2019 Google Inc.
3  *
4  * Redistribution and use in source and binary forms, with or without
5  * modification, are permitted provided that the following conditions are
6  * met: redistributions of source code must retain the above copyright
7  * notice, this list of conditions and the following disclaimer;
8  * redistributions in binary form must reproduce the above copyright
9  * notice, this list of conditions and the following disclaimer in the
10  * documentation and/or other materials provided with the distribution;
11  * neither the name of the copyright holders nor the names of its
12  * contributors may be used to endorse or promote products derived from
13  * this software without specific prior written permission.
14  *
15  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26  */
27 
28 #ifndef __ARCH_ARM_FASTMODEL_IRIS_TLB_HH__
29 #define __ARCH_ARM_FASTMODEL_IRIS_TLB_HH__
30 
31 #include "arch/generic/tlb.hh"
32 
33 namespace Iris
34 {
35 
36 class TLB : public BaseTLB
37 {
38  public:
39  TLB(const Params *p) : BaseTLB(p) {}
40 
41  void demapPage(Addr vaddr, uint64_t asn) override {}
42  void flushAll() override {}
43  void takeOverFrom(BaseTLB *otlb) override {}
44 
46  const RequestPtr &req, ::ThreadContext *tc, Mode mode) override;
48  const RequestPtr &req, ::ThreadContext *tc, Mode mode) override;
49  void translateTiming(
50  const RequestPtr &req, ::ThreadContext *tc,
51  Translation *translation, Mode mode) override;
52 
53  Fault
55  const RequestPtr &req, ::ThreadContext *tc, Mode mode) const override
56  {
57  return NoFault;
58  }
59 };
60 
61 } // namespace Iris
62 
63 #endif // __ARCH_ARM_FASTMODEL_IRIS_TLB_HH__
SimObject::Params
SimObjectParams Params
Definition: sim_object.hh:113
Iris::TLB::flushAll
void flushAll() override
Remove all entries from the TLB.
Definition: tlb.hh:42
Iris
Definition: cpu.cc:34
Iris::TLB::finalizePhysical
Fault finalizePhysical(const RequestPtr &req, ::ThreadContext *tc, Mode mode) const override
Definition: tlb.hh:54
tlb.hh
BaseTLB::Mode
Mode
Definition: tlb.hh:57
RequestPtr
std::shared_ptr< Request > RequestPtr
Definition: request.hh:82
Iris::TLB::TLB
TLB(const Params *p)
Definition: tlb.hh:39
BaseTLB
Definition: tlb.hh:50
Iris::TLB::translateAtomic
Fault translateAtomic(const RequestPtr &req, ::ThreadContext *tc, Mode mode) override
Definition: tlb.cc:55
Fault
std::shared_ptr< FaultBase > Fault
Definition: types.hh:240
MipsISA::vaddr
vaddr
Definition: pra_constants.hh:275
Iris::TLB::demapPage
void demapPage(Addr vaddr, uint64_t asn) override
Definition: tlb.hh:41
ArmISA::mode
Bitfield< 4, 0 > mode
Definition: miscregs_types.hh:70
NoFault
constexpr decltype(nullptr) NoFault
Definition: types.hh:245
Iris::TLB
Definition: tlb.hh:36
Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:142
Iris::TLB::translateTiming
void translateTiming(const RequestPtr &req, ::ThreadContext *tc, Translation *translation, Mode mode) override
Definition: tlb.cc:62
Iris::TLB::translateFunctional
Fault translateFunctional(const RequestPtr &req, ::ThreadContext *tc, Mode mode) override
Definition: tlb.cc:36
Iris::TLB::takeOverFrom
void takeOverFrom(BaseTLB *otlb) override
Take over from an old tlb context.
Definition: tlb.hh:43
MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:323
Iris::ThreadContext
Definition: thread_context.hh:47

Generated on Wed Sep 30 2020 14:01:59 for gem5 by doxygen 1.8.17