gem5  v20.1.0.0
scoreboard.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2013-2014, 2016-2017 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
44 #ifndef __CPU_MINOR_SCOREBOARD_HH__
45 #define __CPU_MINOR_SCOREBOARD_HH__
46 
47 #include "cpu/minor/cpu.hh"
48 #include "cpu/minor/dyn_inst.hh"
49 #include "cpu/minor/trace.hh"
50 
51 namespace Minor
52 {
53 
57 class Scoreboard : public Named
58 {
59  public:
66  const unsigned numRegs;
67 
69  typedef unsigned short int Index;
70 
74 
77 
80 
86 
90 
91  public:
92  Scoreboard(const std::string &name) :
93  Named(name),
98  numResults(numRegs, 0),
100  fuIndices(numRegs, 0),
102  writingInst(numRegs, 0)
103  { }
104 
105  public:
109  bool findIndex(const RegId& reg, Index &scoreboard_index);
110 
115  void markupInstDests(MinorDynInstPtr inst, Cycles retire_time,
116  ThreadContext *thread_context, bool mark_unpredictable);
117 
120  void clearInstDests(MinorDynInstPtr inst, bool clear_unpredictable);
121 
127  ThreadContext *thread_context);
128 
131  bool canInstIssue(MinorDynInstPtr inst,
132  const std::vector<Cycles> *src_reg_relative_latencies,
133  const std::vector<bool> *cant_forward_from_fu_indices,
134  Cycles now, ThreadContext *thread_context);
135 
137  void minorTrace() const;
138 };
139 
140 }
141 
142 #endif /* __CPU_MINOR_SCOREBOARD_HH__ */
dyn_inst.hh
TheISA
Definition: decode_cache.hh:37
Minor::Scoreboard::findIndex
bool findIndex(const RegId &reg, Index &scoreboard_index)
Sets scoreboard_index to the index into numResults of the given register index.
Definition: scoreboard.cc:49
cpu.hh
Minor::Scoreboard::Index
unsigned short int Index
Type to use when indexing numResults.
Definition: scoreboard.hh:69
std::vector< Index >
X86ISA::reg
Bitfield< 5, 3 > reg
Definition: types.hh:87
Minor
Definition: activity.cc:44
RegId
Register ID: describe an architectural register with its class and index.
Definition: reg_class.hh:75
ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition: thread_context.hh:88
Minor::Scoreboard::execSeqNumToWaitFor
InstSeqNum execSeqNumToWaitFor(MinorDynInstPtr inst, ThreadContext *thread_context)
Returns the exec sequence number of the most recent inst on which the given inst depends.
Definition: scoreboard.cc:152
Minor::Scoreboard::numRegs
const unsigned numRegs
The number of registers in the Scoreboard.
Definition: scoreboard.hh:66
ArmISA::NumVecElemPerVecReg
constexpr unsigned NumVecElemPerVecReg
Definition: registers.hh:66
Minor::Scoreboard::numUnpredictableResults
std::vector< Index > numUnpredictableResults
Count of the number of results which can't be predicted.
Definition: scoreboard.hh:76
ArmISA::NumVecPredRegs
const int NumVecPredRegs
Definition: registers.hh:98
Minor::Scoreboard::clearInstDests
void clearInstDests(MinorDynInstPtr inst, bool clear_unpredictable)
Clear down the dependencies for this instruction.
Definition: scoreboard.cc:181
ArmISA::NumFloatRegs
const int NumFloatRegs
Definition: registers.hh:83
InstSeqNum
uint64_t InstSeqNum
Definition: inst_seq.hh:37
ArmISA::NumIntRegs
const int NumIntRegs
Definition: registers.hh:82
Named
Definition: trace.hh:147
Minor::Scoreboard::minorTrace
void minorTrace() const
MinorTraceIF interface.
Definition: scoreboard.cc:288
ArmISA::NumCCRegs
const int NumCCRegs
Definition: registers.hh:84
Minor::Scoreboard::numResults
std::vector< Index > numResults
Count of the number of in-flight instructions that have results for each register.
Definition: scoreboard.hh:73
Minor::Scoreboard::writingInst
std::vector< InstSeqNum > writingInst
The execute sequence number of the most recent inst to generate this register value.
Definition: scoreboard.hh:89
Minor::Scoreboard
A scoreboard of register dependencies including, for each register: The number of in-flight instructi...
Definition: scoreboard.hh:57
Minor::Scoreboard::Scoreboard
Scoreboard(const std::string &name)
Definition: scoreboard.hh:92
Minor::Scoreboard::returnCycle
std::vector< Cycles > returnCycle
The estimated cycle number that the result will be presented.
Definition: scoreboard.hh:85
Cycles
Cycles is a wrapper class for representing cycle counts, i.e.
Definition: types.hh:83
Minor::Scoreboard::canInstIssue
bool canInstIssue(MinorDynInstPtr inst, const std::vector< Cycles > *src_reg_relative_latencies, const std::vector< bool > *cant_forward_from_fu_indices, Cycles now, ThreadContext *thread_context)
Can this instruction be issued.
Definition: scoreboard.cc:216
Minor::Scoreboard::markupInstDests
void markupInstDests(MinorDynInstPtr inst, Cycles retire_time, ThreadContext *thread_context, bool mark_unpredictable)
Mark up an instruction's effects by incrementing numResults counts.
Definition: scoreboard.cc:108
RefCountingPtr< MinorDynInst >
Minor::Scoreboard::fuIndices
std::vector< int > fuIndices
Index of the FU generating this result.
Definition: scoreboard.hh:79
ArmISA::NumVecRegs
const int NumVecRegs
Definition: registers.hh:97
Named::name
const std::string & name() const
Definition: trace.hh:156
trace.hh

Generated on Wed Sep 30 2020 14:02:08 for gem5 by doxygen 1.8.17