gem5
v20.1.0.0
arch
riscv
pagetable.cc
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2002-2005 The Regents of The University of Michigan
3
* Copyright (c) 2007 MIPS Technologies, Inc.
4
* Copyright (c) 2020 Barkhausen Institut
5
* All rights reserved.
6
*
7
* Redistribution and use in source and binary forms, with or without
8
* modification, are permitted provided that the following conditions are
9
* met: redistributions of source code must retain the above copyright
10
* notice, this list of conditions and the following disclaimer;
11
* redistributions in binary form must reproduce the above copyright
12
* notice, this list of conditions and the following disclaimer in the
13
* documentation and/or other materials provided with the distribution;
14
* neither the name of the copyright holders nor the names of its
15
* contributors may be used to endorse or promote products derived from
16
* this software without specific prior written permission.
17
*
18
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
19
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
20
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
21
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
22
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
23
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
24
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
25
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
26
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
27
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
28
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
29
*/
30
31
#include "
arch/riscv/pagetable.hh
"
32
33
#include "
arch/riscv/isa_traits.hh
"
34
#include "
sim/serialize.hh
"
35
36
namespace
RiscvISA
37
{
38
39
void
40
TlbEntry::serialize
(
CheckpointOut
&
cp
)
const
41
{
42
SERIALIZE_SCALAR
(
paddr
);
43
SERIALIZE_SCALAR
(
vaddr
);
44
SERIALIZE_SCALAR
(
logBytes
);
45
SERIALIZE_SCALAR
(
asid
);
46
SERIALIZE_SCALAR
(
pte
);
47
SERIALIZE_SCALAR
(
lruSeq
);
48
}
49
50
void
51
TlbEntry::unserialize
(
CheckpointIn
&
cp
)
52
{
53
UNSERIALIZE_SCALAR
(
paddr
);
54
UNSERIALIZE_SCALAR
(
vaddr
);
55
UNSERIALIZE_SCALAR
(
logBytes
);
56
UNSERIALIZE_SCALAR
(
asid
);
57
UNSERIALIZE_SCALAR
(
pte
);
58
UNSERIALIZE_SCALAR
(
lruSeq
);
59
}
60
61
}
serialize.hh
UNSERIALIZE_SCALAR
#define UNSERIALIZE_SCALAR(scalar)
Definition:
serialize.hh:797
RiscvISA::TlbEntry::unserialize
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Definition:
pagetable.cc:51
RiscvISA::TlbEntry::logBytes
unsigned logBytes
Definition:
pagetable.hh:86
RiscvISA::TlbEntry::lruSeq
uint64_t lruSeq
Definition:
pagetable.hh:95
RiscvISA
Definition:
fs_workload.cc:36
cp
Definition:
cprintf.cc:40
RiscvISA::TlbEntry::pte
PTESv39 pte
Definition:
pagetable.hh:90
SERIALIZE_SCALAR
#define SERIALIZE_SCALAR(scalar)
Definition:
serialize.hh:790
CheckpointOut
std::ostream CheckpointOut
Definition:
serialize.hh:63
CheckpointIn
Definition:
serialize.hh:67
pagetable.hh
RiscvISA::TlbEntry::vaddr
Addr vaddr
Definition:
pagetable.hh:84
RiscvISA::TlbEntry::paddr
Addr paddr
Definition:
pagetable.hh:81
isa_traits.hh
RiscvISA::TlbEntry::asid
uint16_t asid
Definition:
pagetable.hh:88
RiscvISA::TlbEntry::serialize
void serialize(CheckpointOut &cp) const override
Serialize an object.
Definition:
pagetable.cc:40
Generated on Wed Sep 30 2020 14:02:07 for gem5 by
doxygen
1.8.17