gem5  v20.1.0.0
scalar_register_file.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2015-2017 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * For use for simulation and test purposes only
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are met:
9  *
10  * 1. Redistributions of source code must retain the above copyright notice,
11  * this list of conditions and the following disclaimer.
12  *
13  * 2. Redistributions in binary form must reproduce the above copyright notice,
14  * this list of conditions and the following disclaimer in the documentation
15  * and/or other materials provided with the distribution.
16  *
17  * 3. Neither the name of the copyright holder nor the names of its
18  * contributors may be used to endorse or promote products derived from this
19  * software without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31  * POSSIBILITY OF SUCH DAMAGE.
32  *
33  * Authors: John Kalamatianos,
34  * Mark Wyse
35  */
36 
37 #ifndef __GPU_COMPUTE_SCALAR_REGISTER_FILE_HH__
38 #define __GPU_COMPUTE_SCALAR_REGISTER_FILE_HH__
39 
40 #include "arch/gpu_isa.hh"
41 #include "base/statistics.hh"
42 #include "base/trace.hh"
43 #include "base/types.hh"
44 #include "debug/GPUSRF.hh"
46 #include "gpu-compute/wavefront.hh"
47 
48 struct ScalarRegisterFileParams;
49 
50 // Scalar Register File
52 {
53  public:
55 
56  ScalarRegisterFile(const ScalarRegisterFileParams *p);
58 
59  virtual bool operandsReady(Wavefront *w, GPUDynInstPtr ii) const override;
60  virtual void scheduleWriteOperands(Wavefront *w,
61  GPUDynInstPtr ii) override;
63  GPUDynInstPtr ii) override;
64  virtual void waveExecuteInst(Wavefront *w, GPUDynInstPtr ii) override;
65 
66  void
67  setParent(ComputeUnit *_computeUnit) override
68  {
69  RegisterFile::setParent(_computeUnit);
70  }
71 
72  // Read a register that is writeable (e.g., a DST operand)
74  readWriteable(int regIdx)
75  {
76  return regFile[regIdx];
77  }
78 
79  // Read a register that is not writeable (e.g., src operand)
81  read(int regIdx) const
82  {
83  return regFile[regIdx];
84  }
85 
86  // Write a register
87  void
88  write(int regIdx, ScalarRegU32 value)
89  {
90  regFile[regIdx] = value;
91  }
92 
93  void
94  printReg(Wavefront *wf, int regIdx) const
95  {
96  DPRINTF(GPUSRF, "WF[%d][%d]: Id%d s[%d] = %#x\n", wf->simdId,
97  wf->wfSlotId, wf->wfDynId, regIdx, regFile[regIdx]);
98  }
99 
100  private:
102 };
103 
104 #endif // __GPU_COMPUTE_SCALAR_REGISTER_FILE_HH__
ScalarRegisterFile::regFile
std::vector< ScalarRegU32 > regFile
Definition: scalar_register_file.hh:101
std::vector< ScalarRegU32 >
ScalarRegisterFile
Definition: scalar_register_file.hh:51
wavefront.hh
Wavefront::wfSlotId
const int wfSlotId
Definition: wavefront.hh:89
ComputeUnit
Definition: compute_unit.hh:198
ScalarRegisterFile::write
void write(int regIdx, ScalarRegU32 value)
Definition: scalar_register_file.hh:88
register_file.hh
MipsISA::w
Bitfield< 0 > w
Definition: pra_constants.hh:278
DPRINTF
#define DPRINTF(x,...)
Definition: trace.hh:234
ScalarRegisterFile::waveExecuteInst
virtual void waveExecuteInst(Wavefront *w, GPUDynInstPtr ii) override
Definition: scalar_register_file.cc:106
ScalarRegisterFile::printReg
void printReg(Wavefront *wf, int regIdx) const
Definition: scalar_register_file.hh:94
ScalarRegisterFile::operandsReady
virtual bool operandsReady(Wavefront *w, GPUDynInstPtr ii) const override
Definition: scalar_register_file.cc:54
statistics.hh
ScalarRegisterFile::ScalarRegU32
TheGpuISA::ScalarRegU32 ScalarRegU32
Definition: scalar_register_file.hh:54
Wavefront::simdId
const int simdId
Definition: wavefront.hh:92
ScalarRegisterFile::scheduleWriteOperands
virtual void scheduleWriteOperands(Wavefront *w, GPUDynInstPtr ii) override
Definition: scalar_register_file.cc:84
ScalarRegisterFile::~ScalarRegisterFile
~ScalarRegisterFile()
Definition: scalar_register_file.hh:57
ScalarRegisterFile::readWriteable
ScalarRegU32 & readWriteable(int regIdx)
Definition: scalar_register_file.hh:74
ScalarRegisterFile::scheduleWriteOperandsFromLoad
virtual void scheduleWriteOperandsFromLoad(Wavefront *w, GPUDynInstPtr ii) override
Definition: scalar_register_file.cc:138
types.hh
Wavefront
Definition: wavefront.hh:57
GPUDynInstPtr
std::shared_ptr< GPUDynInst > GPUDynInstPtr
Definition: misc.hh:48
Gcn3ISA::ScalarRegU32
uint32_t ScalarRegU32
Definition: registers.hh:154
ScalarRegisterFile::read
ScalarRegU32 read(int regIdx) const
Definition: scalar_register_file.hh:81
RegisterFile
Definition: register_file.hh:58
trace.hh
ScalarRegisterFile::setParent
void setParent(ComputeUnit *_computeUnit) override
Definition: scalar_register_file.hh:67
MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:323
RegisterFile::setParent
virtual void setParent(ComputeUnit *_computeUnit)
Definition: register_file.cc:66
ScalarRegisterFile::ScalarRegisterFile
ScalarRegisterFile(const ScalarRegisterFileParams *p)
Definition: scalar_register_file.cc:47
Wavefront::wfDynId
uint64_t wfDynId
Definition: wavefront.hh:218

Generated on Wed Sep 30 2020 14:02:12 for gem5 by doxygen 1.8.17