gem5  v20.1.0.0
translating_port_proxy.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2011 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Copyright (c) 2006 The Regents of The University of Michigan
15  * All rights reserved.
16  *
17  * Redistribution and use in source and binary forms, with or without
18  * modification, are permitted provided that the following conditions are
19  * met: redistributions of source code must retain the above copyright
20  * notice, this list of conditions and the following disclaimer;
21  * redistributions in binary form must reproduce the above copyright
22  * notice, this list of conditions and the following disclaimer in the
23  * documentation and/or other materials provided with the distribution;
24  * neither the name of the copyright holders nor the names of its
25  * contributors may be used to endorse or promote products derived from
26  * this software without specific prior written permission.
27  *
28  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39  */
40 
41 #ifndef __MEM_TRANSLATING_PORT_PROXY_HH__
42 #define __MEM_TRANSLATING_PORT_PROXY_HH__
43 
44 #include "arch/generic/tlb.hh"
45 #include "mem/port_proxy.hh"
46 
47 class ThreadContext;
48 
56 {
57  private:
58  bool tryTLBsOnce(RequestPtr req, BaseTLB::Mode) const;
59  bool tryTLBs(RequestPtr req, BaseTLB::Mode) const;
60 
61  protected:
63  const Addr pageBytes;
64 
66 
67  virtual bool
69  {
70  return false;
71  }
72 
73  public:
74 
76 
79  bool tryReadBlob(Addr addr, void *p, int size) const override;
80 
83  bool tryWriteBlob(Addr addr, const void *p, int size) const override;
84 
88  bool tryMemsetBlob(Addr address, uint8_t v, int size) const override;
89 };
90 
91 #endif //__MEM_TRANSLATING_PORT_PROXY_HH__
TranslatingPortProxy::_tc
ThreadContext * _tc
Definition: translating_port_proxy.hh:62
TranslatingPortProxy::tryMemsetBlob
bool tryMemsetBlob(Addr address, uint8_t v, int size) const override
Fill size bytes starting at addr with byte value val.
Definition: translating_port_proxy.cc:122
Flags< FlagsType >
tlb.hh
BaseTLB::Mode
Mode
Definition: tlb.hh:57
TranslatingPortProxy::flags
Request::Flags flags
Definition: translating_port_proxy.hh:65
RequestPtr
std::shared_ptr< Request > RequestPtr
Definition: request.hh:82
TranslatingPortProxy::fixupAddr
virtual bool fixupAddr(Addr addr, BaseTLB::Mode mode) const
Definition: translating_port_proxy.hh:68
ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition: thread_context.hh:88
TranslatingPortProxy::TranslatingPortProxy
TranslatingPortProxy(ThreadContext *tc, Request::Flags _flags=0)
Definition: translating_port_proxy.cc:53
port_proxy.hh
ArmISA::mode
Bitfield< 4, 0 > mode
Definition: miscregs_types.hh:70
TranslatingPortProxy::tryReadBlob
bool tryReadBlob(Addr addr, void *p, int size) const override
Version of tryReadblob that translates virt->phys and deals with page boundries.
Definition: translating_port_proxy.cc:80
TranslatingPortProxy::pageBytes
const Addr pageBytes
Definition: translating_port_proxy.hh:63
TranslatingPortProxy::tryTLBs
bool tryTLBs(RequestPtr req, BaseTLB::Mode) const
Definition: translating_port_proxy.cc:71
TranslatingPortProxy::tryTLBsOnce
bool tryTLBsOnce(RequestPtr req, BaseTLB::Mode) const
Definition: translating_port_proxy.cc:62
Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:142
TranslatingPortProxy
This proxy attempts to translate virtual addresses using the TLBs.
Definition: translating_port_proxy.hh:55
PortProxy
This object is a proxy for a port or other object which implements the functional response protocol,...
Definition: port_proxy.hh:80
TranslatingPortProxy::tryWriteBlob
bool tryWriteBlob(Addr addr, const void *p, int size) const override
Version of tryWriteBlob that translates virt->phys and deals with page boundries.
Definition: translating_port_proxy.cc:101
addr
ip6_addr_t addr
Definition: inet.hh:423
MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:323
ArmISA::v
Bitfield< 28 > v
Definition: miscregs_types.hh:51

Generated on Wed Sep 30 2020 14:02:14 for gem5 by doxygen 1.8.17