gem5 [DEVELOP-FOR-25.1]
Loading...
Searching...
No Matches
cpu.cc
Go to the documentation of this file.
1/*
2 * Copyright 2019 Google, Inc.
3 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are
6 * met: redistributions of source code must retain the above copyright
7 * notice, this list of conditions and the following disclaimer;
8 * redistributions in binary form must reproduce the above copyright
9 * notice, this list of conditions and the following disclaimer in the
10 * documentation and/or other materials provided with the distribution;
11 * neither the name of the copyright holders nor the names of its
12 * contributors may be used to endorse or promote products derived from
13 * this software without specific prior written permission.
14 *
15 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 */
27
29
31#include "cpu/thread_context.hh"
32#include "scx/scx.h"
33#include "sim/serialize.hh"
34
35namespace gem5
36{
37
38namespace Iris
39{
40
41BaseCPU::BaseCPU(const BaseCPUParams &params, sc_core::sc_module *_evs) :
42 gem5::BaseCPU::BaseCPU(params), evs(_evs),
43 evs_base_cpu(dynamic_cast<Iris::BaseCpuEvs *>(_evs))
44{
45 panic_if(!evs_base_cpu, "EVS should be of type BaseCpuEvs");
46
47 // Make sure fast model knows we're using debugging mechanisms to control
48 // the simulation, and it shouldn't shut down if simulation time stops
49 // for some reason. Despite the misleading name, this doesn't start a CADI
50 // server because it's first parameter is false.
51 scx::scx_start_cadi_server(false, false, true);
52}
53
55{
56 for (auto &tc: threadContexts)
57 delete tc;
58 threadContexts.clear();
59}
60
61void
63{
64 auto *tc = threadContexts.at(tid);
65 if (tc->status() == gem5::ThreadContext::Suspended) {
66 tc->activate();
67 }
68}
69
72{
73 Counter count = 0;
74 for (auto *tc: threadContexts)
75 count += tc->getCurrentInstCount();
76 return count;
77}
78
79void
84
85} // namespace Iris
86} // namespace gem5
std::vector< ThreadContext * > threadContexts
Definition base.hh:286
void wakeup(ThreadID tid) override
Definition cpu.cc:62
virtual ~BaseCPU()
Definition cpu.cc:54
Iris::BaseCpuEvs * evs_base_cpu
Definition cpu.hh:92
sc_core::sc_module * evs
Definition cpu.hh:90
BaseCPU(const BaseCPUParams &params, sc_core::sc_module *_evs)
Definition cpu.cc:41
void serializeThread(CheckpointOut &cp, ThreadID tid) const override
Serialize a single thread.
Definition cpu.cc:80
Counter totalInsts() const override
Definition cpu.cc:71
@ Suspended
Temporarily inactive.
#define panic_if(cond,...)
Conditional panic macro that checks the supplied condition and only panics if the condition is true a...
Definition logging.hh:246
const Params & params() const
double Counter
All counters are of 64-bit values.
Definition types.hh:46
Copyright (c) 2024 Arm Limited All rights reserved.
Definition binary32.hh:36
int16_t ThreadID
Thread index/ID type.
Definition types.hh:235
std::ostream CheckpointOut
Definition serialize.hh:66
void serialize(const ThreadContext &tc, CheckpointOut &cp)
Thread context serialization helpers.

Generated on Mon Oct 27 2025 04:13:00 for gem5 by doxygen 1.14.0