|
gem5 [DEVELOP-FOR-25.0]
|
#include "arch/amdgpu/vega/gpu_registers.hh"Go to the source code of this file.
Namespaces | |
| namespace | gem5 |
| Copyright (c) 2024 Arm Limited All rights reserved. | |
| namespace | gem5::VegaISA |
| classes that represnt vector/scalar operands in VEGA ISA. | |
Functions | |
| std::string | gem5::VegaISA::opSelectorToRegSym (int idx, int numRegs) |
| int | gem5::VegaISA::opSelectorToRegIdx (int idx, int numScalarRegs) |
| bool | gem5::VegaISA::isPosConstVal (int opIdx) |
| bool | gem5::VegaISA::isNegConstVal (int opIdx) |
| bool | gem5::VegaISA::isConstVal (int opIdx) |
| bool | gem5::VegaISA::isLiteral (int opIdx) |
| bool | gem5::VegaISA::isExecMask (int opIdx) |
| bool | gem5::VegaISA::isVccReg (int opIdx) |
| bool | gem5::VegaISA::isFlatScratchReg (int opIdx) |
| bool | gem5::VegaISA::isScalarReg (int opIdx) |
| bool | gem5::VegaISA::isVectorReg (int opIdx) |