Go to the source code of this file.
|
| namespace | gem5 |
| | Copyright (c) 2024 Arm Limited All rights reserved.
|
| namespace | gem5::ArmISA |
|
| const char * | gem5::ArmISA::svePredTypeToStr (SvePredType pt) |
| | Returns the specifier for the predication type pt as a string.
|
| std::string | gem5::ArmISA::sveDisasmPredCountImm (uint8_t imm) |
| | Returns the symbolic name associated with pattern imm for PTRUE(S) instructions.
|
| unsigned int | gem5::ArmISA::sveDecodePredCount (uint8_t imm, unsigned int num_elems) |
| | Returns the actual number of elements active for PTRUE(S) instructions.
|
| uint64_t | gem5::ArmISA::sveExpandFpImmAddSub (uint8_t imm, uint8_t size) |
| | Expand 1-bit floating-point immediate to 0.5 or 1.0 (FADD, FSUB, FSUBR).
|
| uint64_t | gem5::ArmISA::sveExpandFpImmMaxMin (uint8_t imm, uint8_t size) |
| | Expand 1-bit floating-point immediate to 0.0 or 1.0 (FMAX, FMAXNM, FMIN, FMINNM).
|
| uint64_t | gem5::ArmISA::sveExpandFpImmMul (uint8_t imm, uint8_t size) |
| | Expand 1-bit floating-point immediate to 0.5 or 2.0 (FMUL).
|
| void | gem5::ArmISA::sveCounterToPredicate (VecPredRegContainer &pred_mask, uint16_t pred, unsigned pred_width, unsigned vl, unsigned regidx) |
| | Decocde predicate-as-counter to predicate-as-mask.
|
| uint16_t | gem5::ArmISA::sveEncodePredCount (int esize, int elements, int count_in, bool invert_in) |
| | Encode predicate-as-mark to predicate-as-counter.
|