gem5
v25.0.0.1
Loading...
Searching...
No Matches
mem
cache
tags
partitioning_policies
base_pp.hh
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2024 ARM Limited
3
* All rights reserved.
4
*
5
* The license below extends only to copyright in the software and shall
6
* not be construed as granting a license to any other intellectual
7
* property including but not limited to intellectual property relating
8
* to a hardware implementation of the functionality of the software
9
* licensed hereunder. You may use the software subject to the license
10
* terms below provided that you ensure that this notice is replicated
11
* unmodified and in its entirety in all distributions of the software,
12
* modified or unmodified, in source code or in binary form.
13
*
14
* Redistribution and use in source and binary forms, with or without
15
* modification, are permitted provided that the following conditions are
16
* met: redistributions of source code must retain the above copyright
17
* notice, this list of conditions and the following disclaimer;
18
* redistributions in binary form must reproduce the above copyright
19
* notice, this list of conditions and the following disclaimer in the
20
* documentation and/or other materials provided with the distribution;
21
* neither the name of the copyright holders nor the names of its
22
* contributors may be used to endorse or promote products derived from
23
* this software without specific prior written permission.
24
*
25
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36
*/
37
38
#ifndef __MEM_CACHE_TAGS_PARTITIONING_POLICIES_BASE_HH__
39
#define __MEM_CACHE_TAGS_PARTITIONING_POLICIES_BASE_HH__
40
41
#include <vector>
42
43
#include "params/BasePartitioningPolicy.hh"
44
#include "
sim/sim_object.hh
"
45
46
namespace
gem5
47
{
48
49
class
ReplaceableEntry
;
50
51
namespace
partitioning_policy
52
{
53
67
class
BasePartitioningPolicy
:
public
SimObject
68
{
69
public
:
70
BasePartitioningPolicy
(
const
BasePartitioningPolicyParams &
params
);
71
78
virtual
void
79
filterByPartition
(
std::vector<ReplaceableEntry *>
&entries,
80
const
uint64_t partition_id)
const
= 0;
81
86
virtual
void
87
notifyAcquire
(
const
uint64_t partition_id) = 0;
88
93
virtual
void
94
notifyRelease
(
const
uint64_t partition_id) = 0;
95
};
96
97
}
// namespace partitioning_policy
98
99
}
// namespace gem5
100
101
#endif
// __MEM_CACHE_TAGS_PARTITIONING_POLICIES_BASE_HH__
gem5::ReplaceableEntry
A replaceable entry is a basic entry in a 2d table-like structure that needs to have replacement func...
Definition
replaceable_entry.hh:63
gem5::partitioning_policy::BasePartitioningPolicy::BasePartitioningPolicy
BasePartitioningPolicy(const BasePartitioningPolicyParams ¶ms)
Definition
base_pp.cc:49
gem5::partitioning_policy::BasePartitioningPolicy::filterByPartition
virtual void filterByPartition(std::vector< ReplaceableEntry * > &entries, const uint64_t partition_id) const =0
Filters the allocatable cache blocks for a memory request based on its PartitionID and policy allocat...
gem5::partitioning_policy::BasePartitioningPolicy::notifyRelease
virtual void notifyRelease(const uint64_t partition_id)=0
Notify of release of ownership of a cache line.
gem5::partitioning_policy::BasePartitioningPolicy::notifyAcquire
virtual void notifyAcquire(const uint64_t partition_id)=0
Notify of acquisition of ownership of a cache line.
std::vector
STL vector class.
Definition
stl.hh:37
gem5::SimObject::params
const Params & params() const
Definition
sim_object.hh:176
gem5::SimObject::SimObject
SimObject(const Params &p)
Definition
sim_object.cc:58
gem5::partitioning_policy
Definition
base.hh:88
gem5
Copyright (c) 2024 Arm Limited All rights reserved.
Definition
binary32.hh:36
sim_object.hh
Generated on Sat Oct 18 2025 08:06:44 for gem5 by
doxygen
1.14.0