gem5 v25.0.0.1
Loading...
Searching...
No Matches
lsq.hh File Reference
#include <cassert>
#include <cstdint>
#include <list>
#include <map>
#include <queue>
#include <vector>
#include "arch/generic/mmu.hh"
#include "arch/generic/tlb.hh"
#include "base/flags.hh"
#include "base/statistics.hh"
#include "base/types.hh"
#include "cpu/inst_seq.hh"
#include "cpu/o3/dyn_inst_ptr.hh"
#include "cpu/utils.hh"
#include "enums/SMTQueuePolicy.hh"
#include "mem/port.hh"
#include "sim/sim_object.hh"

Go to the source code of this file.

Classes

class  gem5::o3::LSQ
class  gem5::o3::LSQ::DcachePort
 DcachePort class for the load/store queue. More...
struct  gem5::o3::LSQ::DcachePort::DcachePortStats
class  gem5::o3::LSQ::LSQRequest
 Memory operation metadata. More...
class  gem5::o3::LSQ::SingleDataRequest
class  gem5::o3::LSQ::UnsquashableDirectRequest
class  gem5::o3::LSQ::SplitDataRequest

Namespaces

namespace  gem5
 Copyright (c) 2024 Arm Limited All rights reserved.
namespace  gem5::o3

Generated on Sat Oct 18 2025 08:06:47 for gem5 by doxygen 1.14.0