gem5  v19.0.0.0
BasePrefetcher Member List

This is the complete list of members for BasePrefetcher, including all inherited members.

_currPwrStateClockedObjectprotected
_paramsSimObjectprotected
addEventProbe(SimObject *obj, const char *name)BasePrefetcher
addStat(Stats::Info *info)Stats::Group
addStatGroup(const char *name, Group *block)Stats::Group
addTLB(BaseTLB *tlb)BasePrefetcher
BasePrefetcher(const BasePrefetcherParams *p)BasePrefetcher
blkSizeBasePrefetcherprotected
blockAddress(Addr a) constBasePrefetcherprotected
blockIndex(Addr a) constBasePrefetcherprotected
cacheBasePrefetcherprotected
ckptCountSerializablestatic
ckptMaxCountSerializablestatic
ckptPrevCountSerializablestatic
Clocked(ClockDomain &clk_domain)Clockedinlineprotected
Clocked(Clocked &)=deleteClockedprotected
clockEdge(Cycles cycles=Cycles(0)) constClockedinline
ClockedObject(const ClockedObjectParams *p)ClockedObject
clockPeriod() constClockedinline
clockPeriodUpdated()Clockedinlineprotectedvirtual
computeStats()ClockedObject
curCycle() constClockedinline
currentSection()Serializablestatic
cyclesToTicks(Cycles c) constClockedinline
deschedule(Event &event)EventManagerinline
deschedule(Event *event)EventManagerinline
drain() overrideSimObjectinlinevirtual
Drainable()Drainableprotected
drainResume()Drainableinlineprotectedvirtual
drainState() constDrainableinline
EventManager(EventManager &em)EventManagerinline
EventManager(EventManager *em)EventManagerinline
EventManager(EventQueue *eq)EventManagerinline
eventqEventManagerprotected
eventQueue() constEventManagerinline
find(const char *name)SimObjectstatic
frequency() constClockedinline
getPacket()=0BasePrefetcherpure virtual
getPort(const std::string &if_name, PortID idx=InvalidPortID)SimObjectvirtual
getProbeManager()SimObject
getStatGroups() constStats::Group
getStats() constStats::Group
Group()=deleteStats::Group
Group(const Group &)=deleteStats::Group
Group(Group *parent, const char *name=nullptr)Stats::Group
hasBeenPrefetched(Addr addr, bool is_secure) constBasePrefetcherprotected
inCache(Addr addr, bool is_secure) constBasePrefetcherprotected
init()SimObjectvirtual
initState()SimObjectvirtual
inMissQueue(Addr addr, bool is_secure) constBasePrefetcherprotected
issuedPrefetchesBasePrefetcherprotected
lBlkSizeBasePrefetcherprotected
listenersBasePrefetcherprivate
loadState(CheckpointIn &cp)SimObjectvirtual
masterIdBasePrefetcherprotected
memInvalidate()SimObjectinlinevirtual
memWriteback()SimObjectinlinevirtual
name() constSimObjectinlinevirtual
nextCycle() constClockedinline
nextPrefetchReadyTime() const =0BasePrefetcherpure virtual
notify(const PacketPtr &pkt, const PrefetchInfo &pfi)=0BasePrefetcherpure virtual
notifyFill(const PacketPtr &pkt)BasePrefetcherinlinevirtual
notifyFork()Drainableinlinevirtual
observeAccess(const PacketPtr &pkt, bool miss) constBasePrefetcherprotected
onDataBasePrefetcherprotected
onInstBasePrefetcherprotected
onMissBasePrefetcherprotected
onReadBasePrefetcherprotected
onWriteBasePrefetcherprotected
SimObject::operator=(const Group &)=deleteStats::Group
Clocked::operator=(Clocked &)=deleteClockedprotected
pageAddress(Addr a) constBasePrefetcherprotected
pageBytesBasePrefetcherprotected
pageIthBlockAddress(Addr page, uint32_t i) constBasePrefetcherprotected
pageOffset(Addr a) constBasePrefetcherprotected
Params typedefClockedObject
params() constClockedObjectinline
pfIssuedBasePrefetcherprotected
preDumpStats()Stats::Groupvirtual
prefetchOnAccessBasePrefetcherprotected
probeNotify(const PacketPtr &pkt, bool miss)BasePrefetcher
prvEvalTickClockedObjectprotected
pwrState() constClockedObjectinline
pwrState(Enums::PwrState)ClockedObject
pwrStateName() constClockedObjectinline
pwrStateWeights() constClockedObject
regProbeListeners() overrideBasePrefetchervirtual
regProbePoints()SimObjectvirtual
regStats() overrideBasePrefetchervirtual
reschedule(Event &event, Tick when, bool always=false)EventManagerinline
reschedule(Event *event, Tick when, bool always=false)EventManagerinline
resetClock() constClockedinlineprotected
resetStats()Stats::Groupvirtual
samePage(Addr a, Addr b) constBasePrefetcherprotected
schedule(Event &event, Tick when)EventManagerinline
schedule(Event *event, Tick when)EventManagerinline
Serializable()Serializable
serialize(CheckpointOut &cp) const overrideClockedObjectvirtual
serializeAll(CheckpointOut &cp)SimObjectstatic
Serializable::serializeAll(const std::string &cpt_dir)Serializablestatic
serializeSection(CheckpointOut &cp, const char *name) constSerializable
serializeSection(CheckpointOut &cp, const std::string &name) constSerializableinline
setCache(BaseCache *_cache)BasePrefetchervirtual
setCurTick(Tick newVal)EventManagerinline
signalDrainDone() constDrainableinlineprotected
SimObject(const Params *_params)SimObject
startup()SimObjectvirtual
statsClockedObjectprotected
ticksToCycles(Tick t) constClockedinline
tlbBasePrefetcherprotected
unserialize(CheckpointIn &cp) overrideClockedObjectvirtual
unserializeGlobals(CheckpointIn &cp)Serializablestatic
unserializeSection(CheckpointIn &cp, const char *name)Serializable
unserializeSection(CheckpointIn &cp, const std::string &name)Serializableinline
updateClockPeriod()Clockedinline
usefulPrefetchesBasePrefetcherprotected
useVirtualAddressesBasePrefetcherprotected
voltage() constClockedinline
wakeupEventQueue(Tick when=(Tick) -1)EventManagerinline
~BasePrefetcher()BasePrefetcherinlinevirtual
~Clocked()Clockedinlineprotectedvirtual
~Drainable()Drainableprotectedvirtual
~Group()Stats::Groupvirtual
~Serializable()Serializablevirtual
~SimObject()SimObjectvirtual

Generated on Fri Feb 28 2020 16:27:08 for gem5 by doxygen 1.8.13