gem5
v19.0.0.0
systemc
tests
systemc
misc
unit
data
general
array_range
stimgen.h
Go to the documentation of this file.
1
/*****************************************************************************
2
3
Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
4
more contributor license agreements. See the NOTICE file distributed
5
with this work for additional information regarding copyright ownership.
6
Accellera licenses this file to you under the Apache License, Version 2.0
7
(the "License"); you may not use this file except in compliance with the
8
License. You may obtain a copy of the License at
9
10
http://www.apache.org/licenses/LICENSE-2.0
11
12
Unless required by applicable law or agreed to in writing, software
13
distributed under the License is distributed on an "AS IS" BASIS,
14
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
15
implied. See the License for the specific language governing
16
permissions and limitations under the License.
17
18
*****************************************************************************/
19
20
/*****************************************************************************
21
22
stimgen.h --
23
24
Original Author: Martin Janssen, Synopsys, Inc., 2002-02-15
25
26
*****************************************************************************/
27
28
/*****************************************************************************
29
30
MODIFICATION LOG - modifiers, enter your name, affiliation, date and
31
changes you are making here.
32
33
Name, Affiliation, Date:
34
Description of Modification:
35
36
*****************************************************************************/
37
38
/**************************************/
39
/* Interface Filename: stimgen.h */
40
/**************************************/
41
42
#include "
common.h
"
43
44
SC_MODULE
( stimgen )
45
{
46
SC_HAS_PROCESS
( stimgen );
47
48
sc_in_clk
clk;
49
50
// Inputs
51
const
signal_bool_vector4
& o1;
52
const
signal_bool_vector4
& o2;
53
const
signal_bool_vector8
& o3;
54
const
signal_bool_vector8
& o4;
55
const
signal_bool_vector8
& o5;
56
// Outputs
57
signal_bool_vector8
& in1;
58
59
// Constructor
60
stimgen (sc_module_name NAME,
61
sc_clock& TICK,
62
const
signal_bool_vector4
& O1,
63
const
signal_bool_vector4
& O2,
64
const
signal_bool_vector8
& O3,
65
const
signal_bool_vector8
& O4,
66
const
signal_bool_vector8
& O5,
67
signal_bool_vector8
& IN1 )
68
69
:
70
o1 (O1),
71
o2 (O2),
72
o3 (O3),
73
o4 (O4),
74
o5 (O5),
75
in1 (IN1)
76
77
{
78
clk (TICK);
79
SC_CTHREAD
( entry, clk.pos() );
80
}
81
82
void
entry();
83
};
SC_CTHREAD
#define SC_CTHREAD(name, clk)
Definition:
sc_module.hh:321
SC_MODULE
SC_MODULE(stimgen)
Definition:
stimgen.h:44
signal_bool_vector4
sc_signal< bool_vector4 > signal_bool_vector4
Definition:
common.h:46
signal_bool_vector8
sc_signal< sc_bv< 8 > > signal_bool_vector8
Definition:
common.h:43
SC_HAS_PROCESS
#define SC_HAS_PROCESS(name)
Definition:
sc_module.hh:299
sc_core::sc_in_clk
sc_in< bool > sc_in_clk
Definition:
sc_clock.hh:118
common.h
Generated on Fri Feb 28 2020 16:27:05 for gem5 by
doxygen
1.8.13