gem5
v19.0.0.0
systemc
tests
systemc
misc
unit
methodology
sim_control
sim_to_infinity
display.h
Go to the documentation of this file.
1
/*****************************************************************************
2
3
Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
4
more contributor license agreements. See the NOTICE file distributed
5
with this work for additional information regarding copyright ownership.
6
Accellera licenses this file to you under the Apache License, Version 2.0
7
(the "License"); you may not use this file except in compliance with the
8
License. You may obtain a copy of the License at
9
10
http://www.apache.org/licenses/LICENSE-2.0
11
12
Unless required by applicable law or agreed to in writing, software
13
distributed under the License is distributed on an "AS IS" BASIS,
14
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
15
implied. See the License for the specific language governing
16
permissions and limitations under the License.
17
18
*****************************************************************************/
19
20
/*****************************************************************************
21
22
display.h --
23
24
Original Author: Martin Janssen, Synopsys, Inc., 2002-02-15
25
26
*****************************************************************************/
27
28
/*****************************************************************************
29
30
MODIFICATION LOG - modifiers, enter your name, affiliation, date and
31
changes you are making here.
32
33
Name, Affiliation, Date:
34
Description of Modification:
35
36
*****************************************************************************/
37
38
/***************************************/
39
/* Interface Filename: display.h */
40
/***************************************/
41
42
#include "
common.h
"
43
44
SC_MODULE
( displayp )
45
{
46
SC_HAS_PROCESS
( displayp );
47
48
sc_in_clk
clk;
49
50
// Inputs
51
const
signal_bool_vector
& prime;
52
53
// Constructor
54
displayp (sc_module_name NAME,
55
sc_clock& TICK,
56
const
signal_bool_vector
& PRIME )
57
58
:
59
prime (PRIME)
60
61
{
62
clk (TICK);
63
SC_CTHREAD
( entry, clk.pos() );
64
}
65
66
void
entry();
67
};
SC_CTHREAD
#define SC_CTHREAD(name, clk)
Definition:
sc_module.hh:321
common.h
SC_HAS_PROCESS
#define SC_HAS_PROCESS(name)
Definition:
sc_module.hh:299
signal_bool_vector
sc_signal< bool_vector > signal_bool_vector
Definition:
common.h:44
sc_core::sc_in_clk
sc_in< bool > sc_in_clk
Definition:
sc_clock.hh:118
SC_MODULE
SC_MODULE(display)
Definition:
display.h:40
Generated on Fri Feb 28 2020 16:27:05 for gem5 by
doxygen
1.8.13