gem5
v21.0.1.0
arch
riscv
Namespaces
|
Variables
isa_traits.hh File Reference
#include "
base/types.hh
"
#include "
sim/byteswap.hh
"
Go to the source code of this file.
Namespaces
RiscvISA
Variables
const ByteOrder
RiscvISA::GuestByteOrder
= ByteOrder::little
const
Addr
RiscvISA::PageShift
= 12
const
Addr
RiscvISA::PageBytes
=
ULL
(1) << PageShift
Generated on Tue Jun 22 2021 15:28:33 for gem5 by
doxygen
1.8.17