gem5  v21.1.0.2
gem5::RiscvISA::PCState Member List

This is the complete list of members for gem5::RiscvISA::PCState, including all inherited members.

_compressedgem5::RiscvISA::PCStateprivate
_npcgem5::GenericISA::PCStateBaseprotected
_nupcgem5::GenericISA::UPCState< 4 >protected
_pcgem5::GenericISA::PCStateBaseprotected
_rv32gem5::RiscvISA::PCStateprivate
_upcgem5::GenericISA::UPCState< 4 >protected
advance()gem5::GenericISA::SimplePCState< InstWidth >inline
Base typedefgem5::GenericISA::UPCState< 4 >protected
branching() constgem5::RiscvISA::PCStateinline
UPCState< 4 >::branching() constgem5::GenericISA::UPCState< 4 >inline
compressed(bool c)gem5::RiscvISA::PCStateinline
compressed()gem5::RiscvISA::PCStateinline
currentSection()gem5::Serializablestatic
generateCheckpointOut(const std::string &cpt_dir, std::ofstream &outstream)gem5::Serializablestatic
instAddr() constgem5::GenericISA::PCStateBaseinline
microPC() constgem5::GenericISA::UPCState< 4 >inline
gem5::GenericISA::SimplePCState::microPC() constgem5::GenericISA::PCStateBaseinline
nextInstAddr() constgem5::GenericISA::PCStateBaseinline
npc() constgem5::GenericISA::SimplePCState< InstWidth >inline
npc(Addr val)gem5::GenericISA::SimplePCState< InstWidth >inline
nupc() constgem5::GenericISA::UPCState< 4 >inline
nupc(MicroPC val)gem5::GenericISA::UPCState< 4 >inline
operator!=(const UPCState< InstWidth > &opc) constgem5::GenericISA::UPCState< 4 >inline
gem5::GenericISA::SimplePCState::operator!=(const PCStateBase &opc) constgem5::GenericISA::PCStateBaseinline
operator==(const UPCState< InstWidth > &opc) constgem5::GenericISA::UPCState< 4 >inline
gem5::GenericISA::SimplePCState::operator==(const PCStateBase &opc) constgem5::GenericISA::PCStateBaseinline
pathgem5::Serializableprivatestatic
pc() constgem5::GenericISA::SimplePCState< InstWidth >inline
pc(Addr val)gem5::GenericISA::SimplePCState< InstWidth >inline
PCState()gem5::RiscvISA::PCStateinline
PCState(Addr val)gem5::RiscvISA::PCStateinline
PCStateBase()gem5::GenericISA::PCStateBaseinlineprotected
PCStateBase(Addr val)gem5::GenericISA::PCStateBaseinlineprotected
rv32(bool val)gem5::RiscvISA::PCStateinline
rv32() constgem5::RiscvISA::PCStateinline
Serializable()gem5::Serializable
serialize(CheckpointOut &cp) const overridegem5::GenericISA::UPCState< 4 >inlinevirtual
serializeSection(CheckpointOut &cp, const char *name) constgem5::Serializable
serializeSection(CheckpointOut &cp, const std::string &name) constgem5::Serializableinline
set(Addr val)gem5::GenericISA::UPCState< 4 >inline
setNPC(Addr val)gem5::GenericISA::SimplePCState< InstWidth >inline
SimplePCState()gem5::GenericISA::SimplePCState< InstWidth >inline
SimplePCState(Addr val)gem5::GenericISA::SimplePCState< InstWidth >inline
uAdvance()gem5::GenericISA::UPCState< 4 >inline
uEnd()gem5::GenericISA::UPCState< 4 >inline
unserialize(CheckpointIn &cp) overridegem5::GenericISA::UPCState< 4 >inlinevirtual
unserializeSection(CheckpointIn &cp, const char *name)gem5::Serializable
unserializeSection(CheckpointIn &cp, const std::string &name)gem5::Serializableinline
upc() constgem5::GenericISA::UPCState< 4 >inline
upc(MicroPC val)gem5::GenericISA::UPCState< 4 >inline
UPCState()gem5::GenericISA::UPCState< 4 >inline
UPCState(Addr val)gem5::GenericISA::UPCState< 4 >inline
uReset()gem5::GenericISA::UPCState< 4 >inline
~Serializable()gem5::Serializablevirtual

Generated on Tue Sep 21 2021 12:32:01 for gem5 by doxygen 1.8.17