gem5
[DEVELOP-FOR-23.0]
|
#include <pcstate.hh>
Public Member Functions | |
SimplePCState (const SimplePCState &other) | |
SimplePCState & | operator= (const SimplePCState &other)=default |
SimplePCState () | |
SimplePCState (Addr val) | |
PCStateBase * | clone () const override |
void | set (Addr val) |
Force this PC to reflect a particular value, resetting all its other fields around it. More... | |
bool | branching () const override |
void | advance () override |
![]() | |
Addr | pc () const |
void | pc (Addr val) |
Addr | npc () const |
void | npc (Addr val) |
MicroPC | upc () const |
void | upc (MicroPC val) |
MicroPC | nupc () const |
void | nupc (MicroPC val) |
void | uReset () override |
void | setNPC (Addr val) |
void | output (std::ostream &os) const override |
void | update (const PCStateBase &other) override |
bool | equals (const PCStateBase &other) const override |
void | serialize (CheckpointOut &cp) const override |
Serialize an object. More... | |
void | unserialize (CheckpointIn &cp) override |
Unserialize an object. More... | |
![]() | |
virtual | ~PCStateBase ()=default |
template<class Target > | |
Target & | as () |
template<class Target > | |
const Target & | as () const |
void | update (const PCStateBase *ptr) |
Addr | instAddr () const |
Returns the memory address of the instruction this PC points to. More... | |
MicroPC | microPC () const |
Returns the current micropc. More... | |
![]() | |
Serializable () | |
virtual | ~Serializable () |
void | serializeSection (CheckpointOut &cp, const char *name) const |
Serialize an object into a new section. More... | |
void | serializeSection (CheckpointOut &cp, const std::string &name) const |
void | unserializeSection (CheckpointIn &cp, const char *name) |
Unserialize an a child object. More... | |
void | unserializeSection (CheckpointIn &cp, const std::string &name) |
Protected Types | |
typedef PCStateWithNext | Base |
Additional Inherited Members | |
![]() | |
static const std::string & | currentSection () |
Gets the fully-qualified name of the active section. More... | |
static void | generateCheckpointOut (const std::string &cpt_dir, std::ofstream &outstream) |
Generate a checkpoint file so that the serialization can be routed to it. More... | |
![]() | |
PCStateWithNext (const PCStateWithNext &other) | |
PCStateWithNext & | operator= (const PCStateWithNext &other)=default |
PCStateWithNext () | |
![]() | |
PCStateBase (const PCStateBase &other) | |
PCStateBase & | operator= (const PCStateBase &other)=default |
PCStateBase () | |
![]() | |
Addr | _npc = 0 |
MicroPC | _nupc = 1 |
![]() | |
Addr | _pc = 0 |
MicroPC | _upc = 0 |
Definition at line 338 of file pcstate.hh.
|
protected |
Definition at line 341 of file pcstate.hh.
|
inline |
Definition at line 344 of file pcstate.hh.
|
inline |
Definition at line 346 of file pcstate.hh.
|
inlineexplicit |
Definition at line 347 of file pcstate.hh.
|
inlineoverridevirtual |
Implements gem5::PCStateBase.
Reimplemented in gem5::GenericISA::DelaySlotPCState< InstWidth >, gem5::GenericISA::DelaySlotPCState< 4 >, and gem5::X86ISA::PCState.
Definition at line 376 of file pcstate.hh.
Referenced by gem5::X86ISA::PCState::advance(), gem5::ArmISA::MightBeMicro::advancePC(), gem5::ArmISA::MicroOp::advancePC(), gem5::ArmISA::MightBeMicro64::advancePC(), gem5::ArmISA::MicroOpX::advancePC(), gem5::ArmISA::FpOp::advancePC(), gem5::ArmISA::BranchImm64::branchTarget(), gem5::ArmISA::BranchImmReg64::branchTarget(), gem5::ArmISA::BranchImmImmReg64::branchTarget(), gem5::RiscvISA::RiscvStaticInst::buildRetPC(), and gem5::GenericISA::UPCState< 8 >::uEnd().
|
inlineoverridevirtual |
Implements gem5::PCStateBase.
Reimplemented in gem5::GenericISA::DelaySlotUPCState< InstWidth >, gem5::GenericISA::DelaySlotPCState< InstWidth >, gem5::GenericISA::UPCState< InstWidth >, gem5::X86ISA::PCState, and gem5::RiscvISA::PCState.
Definition at line 369 of file pcstate.hh.
|
inlineoverridevirtual |
Implements gem5::PCStateBase.
Reimplemented in gem5::GenericISA::DelaySlotUPCState< InstWidth >, gem5::GenericISA::DelaySlotPCState< InstWidth >, gem5::GenericISA::UPCState< InstWidth >, gem5::RiscvISA::PCState, and gem5::X86ISA::PCState.
Definition at line 350 of file pcstate.hh.
|
default |
|
inline |
Force this PC to reflect a particular value, resetting all its other fields around it.
This is useful for in place (re)initialization.
val | The value to set the PC to. |
Definition at line 362 of file pcstate.hh.
Referenced by gem5::ArmISA::SkipFunc::returnFromFuncIn(), gem5::X86ISA::PCState::set(), gem5::GenericISA::UPCState< 8 >::set(), gem5::GenericISA::DelaySlotPCState< 4 >::set(), gem5::fastmodel::FastmodelRemoteGDB::AArch64GdbRegCache::setRegs(), gem5::ArmISA::RemoteGDB::AArch32GdbRegCache::setRegs(), gem5::ArmISA::RemoteGDB::AArch64GdbRegCache::setRegs(), and gem5::GenericISA::SimplePCState< 4 >::SimplePCState().