gem5  v20.1.0.0
base_gic.hh File Reference
#include <unordered_map>
#include "arch/arm/system.hh"
#include "dev/io_device.hh"

Go to the source code of this file.


class  BaseGic
class  BaseGicRegisters
class  ArmInterruptPinGen
 This SimObject is instantiated in the python world and serves as an ArmInterruptPin generator. More...
class  ArmSPIGen
 Shared Peripheral Interrupt Generator It is capable of generating one interrupt only: it maintains a pointer to it and returns it every time it is asked for it (via the get metod) More...
class  ArmPPIGen
 Private Peripheral Interrupt Generator Since PPIs are banked in the GIC, this class is capable of generating more than one interrupt (one per ContextID). More...
class  ArmInterruptPin
 Generic representation of an Arm interrupt pin. More...
class  ArmSPI
class  ArmPPI

Detailed Description

Base class for ARM GIC implementations

Definition in file base_gic.hh.

Generated on Wed Sep 30 2020 14:02:18 for gem5 by doxygen 1.8.17