|
gem5
v20.1.0.0
|
This is the complete list of members for RiscvISA::TLB, including all inherited members.
| _drainManager | Drainable | private |
| _drainState | Drainable | mutableprivate |
| _params | SimObject | protected |
| addStat(Stats::Info *info) | Stats::Group | |
| addStatGroup(const char *name, Group *block) | Stats::Group | |
| BaseTLB(const Params *p) | BaseTLB | inlineprotected |
| checkPermissions(STATUS status, PrivilegeMode pmode, Addr vaddr, Mode mode, PTESv39 pte) | RiscvISA::TLB | |
| createPagefault(Addr vaddr, Mode mode) | RiscvISA::TLB | |
| currentSection() | Serializable | static |
| demapPage(Addr vaddr, uint64_t asn) override | RiscvISA::TLB | virtual |
| deschedule(Event &event) | EventManager | inline |
| deschedule(Event *event) | EventManager | inline |
| dmDrain() | Drainable | private |
| dmDrainResume() | Drainable | private |
| doTranslate(const RequestPtr &req, ThreadContext *tc, Translation *translation, Mode mode, bool &delayed) | RiscvISA::TLB | private |
| drain() override | SimObject | inlinevirtual |
| Drainable() | Drainable | protected |
| drainResume() | Drainable | inlineprotectedvirtual |
| drainState() const | Drainable | inline |
| EntryList typedef | RiscvISA::TLB | private |
| EventManager(EventManager &em) | EventManager | inline |
| EventManager(EventManager *em) | EventManager | inline |
| EventManager(EventQueue *eq) | EventManager | inline |
| eventq | EventManager | protected |
| eventQueue() const | EventManager | inline |
| evictLRU() | RiscvISA::TLB | private |
| Execute enum value | BaseTLB | |
| finalizePhysical(const RequestPtr &req, ThreadContext *tc, Mode mode) const override | RiscvISA::TLB | virtual |
| find(const char *name) | SimObject | static |
| flushAll() override | RiscvISA::TLB | virtual |
| freeList | RiscvISA::TLB | protected |
| getMemPriv(ThreadContext *tc, Mode mode) | RiscvISA::TLB | |
| getPort(const std::string &if_name, PortID idx=InvalidPortID) | SimObject | virtual |
| getProbeManager() | SimObject | |
| getStatGroups() const | Stats::Group | |
| getStats() const | Stats::Group | |
| getTableWalkerPort() | BaseTLB | inlinevirtual |
| getWalker() | RiscvISA::TLB | |
| Group()=delete | Stats::Group | |
| Group(const Group &)=delete | Stats::Group | |
| Group(Group *parent, const char *name=nullptr) | Stats::Group | |
| init() | SimObject | virtual |
| initState() | SimObject | virtual |
| insert(Addr vpn, const TlbEntry &entry) | RiscvISA::TLB | |
| loadState(CheckpointIn &cp) | SimObject | virtual |
| lookup(Addr vpn, uint16_t asid, Mode mode, bool hidden) | RiscvISA::TLB | private |
| lruSeq | RiscvISA::TLB | protected |
| memInvalidate() | BaseTLB | inlinevirtual |
| memWriteback() | SimObject | inlinevirtual |
| mergedParent | Stats::Group | private |
| mergedStatGroups | Stats::Group | private |
| mergeStatGroup(Group *block) | Stats::Group | private |
| Mode enum name | BaseTLB | |
| name() const | SimObject | inlinevirtual |
| nextSeq() | RiscvISA::TLB | inlineprivate |
| notifyFork() | Drainable | inlinevirtual |
| operator=(const Group &)=delete | Stats::Group | |
| Params typedef | RiscvISA::TLB | |
| params() const | SimObject | inline |
| path | Serializable | privatestatic |
| preDumpStats() | Stats::Group | virtual |
| probeManager | SimObject | private |
| Read enum value | BaseTLB | |
| regProbeListeners() | SimObject | virtual |
| regProbePoints() | SimObject | virtual |
| regStats() | Stats::Group | virtual |
| remove(size_t idx) | RiscvISA::TLB | private |
| reschedule(Event &event, Tick when, bool always=false) | EventManager | inline |
| reschedule(Event *event, Tick when, bool always=false) | EventManager | inline |
| resetStats() | Stats::Group | virtual |
| resolveStat(std::string name) const | Stats::Group | |
| schedule(Event &event, Tick when) | EventManager | inline |
| schedule(Event *event, Tick when) | EventManager | inline |
| Serializable() | Serializable | |
| serialize(CheckpointOut &cp) const override | RiscvISA::TLB | virtual |
| serializeAll(CheckpointOut &cp) | SimObject | static |
| Serializable::serializeAll(const std::string &cpt_dir) | Serializable | static |
| serializeSection(CheckpointOut &cp, const char *name) const | Serializable | |
| serializeSection(CheckpointOut &cp, const std::string &name) const | Serializable | inline |
| setCurTick(Tick newVal) | EventManager | inline |
| signalDrainDone() const | Drainable | inlineprotected |
| SimObject(const Params *_params) | SimObject | |
| SimObjectList typedef | SimObject | private |
| simObjectList | SimObject | privatestatic |
| size | RiscvISA::TLB | protected |
| startup() | SimObject | virtual |
| statGroups | Stats::Group | private |
| stats | RiscvISA::TLB | protected |
| takeOverFrom(BaseTLB *otlb) override | RiscvISA::TLB | inlinevirtual |
| tlb | RiscvISA::TLB | protected |
| TLB(const Params *p) | RiscvISA::TLB | |
| translate(const RequestPtr &req, ThreadContext *tc, Translation *translation, Mode mode, bool &delayed) | RiscvISA::TLB | private |
| translateAtomic(const RequestPtr &req, ThreadContext *tc, Mode mode) override | RiscvISA::TLB | virtual |
| translateFunctional(const RequestPtr &req, ThreadContext *tc, Mode mode) override | RiscvISA::TLB | virtual |
| translateTiming(const RequestPtr &req, ThreadContext *tc, Translation *translation, Mode mode) override | RiscvISA::TLB | virtual |
| translateWithTLB(Addr vaddr, uint16_t asid, Mode mode) | RiscvISA::TLB | |
| trie | RiscvISA::TLB | protected |
| unserialize(CheckpointIn &cp) override | RiscvISA::TLB | virtual |
| unserializeGlobals(CheckpointIn &cp) | Serializable | static |
| unserializeSection(CheckpointIn &cp, const char *name) | Serializable | |
| unserializeSection(CheckpointIn &cp, const std::string &name) | Serializable | inline |
| wakeupEventQueue(Tick when=(Tick) -1) | EventManager | inline |
| walker | RiscvISA::TLB | protected |
| Write enum value | BaseTLB | |
| ~Drainable() | Drainable | protectedvirtual |
| ~Group() | Stats::Group | virtual |
| ~Serializable() | Serializable | virtual |
| ~SimObject() | SimObject | virtual |