gem5
v20.1.0.0
sim
clocked_object.cc
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2015-2017, 2019-2020 ARM Limited
3
* All rights reserved
4
*
5
* The license below extends only to copyright in the software and shall
6
* not be construed as granting a license to any other intellectual
7
* property including but not limited to intellectual property relating
8
* to a hardware implementation of the functionality of the software
9
* licensed hereunder. You may use the software subject to the license
10
* terms below provided that you ensure that this notice is replicated
11
* unmodified and in its entirety in all distributions of the software,
12
* modified or unmodified, in source code or in binary form.
13
*
14
* Redistribution and use in source and binary forms, with or without
15
* modification, are permitted provided that the following conditions are
16
* met: redistributions of source code must retain the above copyright
17
* notice, this list of conditions and the following disclaimer;
18
* redistributions in binary form must reproduce the above copyright
19
* notice, this list of conditions and the following disclaimer in the
20
* documentation and/or other materials provided with the distribution;
21
* neither the name of the copyright holders nor the names of its
22
* contributors may be used to endorse or promote products derived from
23
* this software without specific prior written permission.
24
*
25
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36
*/
37
38
#include "
sim/clocked_object.hh
"
39
40
#include "
base/logging.hh
"
41
#include "
sim/power/power_model.hh
"
42
43
ClockedObject::ClockedObject
(
const
ClockedObjectParams *
p
) :
44
SimObject
(
p
),
Clocked
(*
p
->clk_domain), powerState(
p
->power_state)
45
{
46
// Register the power_model with the object
47
// Slightly counter-intuitively, power models need to to register with the
48
// clocked object and not the power stated object because the power model
49
// needs information from the clock domain, which is an attribute of the
50
// clocked object.
51
for
(
auto
& power_model:
p
->power_model)
52
power_model->setClockedObject(
this
);
53
}
54
55
void
56
ClockedObject::serialize
(
CheckpointOut
&
cp
)
const
57
{
58
powerState
->
serialize
(
cp
);
59
}
60
void
61
ClockedObject::unserialize
(
CheckpointIn
&
cp
)
62
{
63
powerState
->
unserialize
(
cp
);
64
}
Clocked
Helper class for objects that need to be clocked.
Definition:
clocked_object.hh:59
power_model.hh
ClockedObject::serialize
void serialize(CheckpointOut &cp) const override
Serialize an object.
Definition:
clocked_object.cc:56
PowerState::serialize
void serialize(CheckpointOut &cp) const override
Serialize an object.
Definition:
power_state.cc:69
ClockedObject::ClockedObject
ClockedObject(const ClockedObjectParams *p)
Definition:
clocked_object.cc:43
cp
Definition:
cprintf.cc:40
ClockedObject::powerState
PowerState * powerState
Definition:
clocked_object.hh:247
clocked_object.hh
ClockedObject::unserialize
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Definition:
clocked_object.cc:61
logging.hh
CheckpointOut
std::ostream CheckpointOut
Definition:
serialize.hh:63
MipsISA::p
Bitfield< 0 > p
Definition:
pra_constants.hh:323
CheckpointIn
Definition:
serialize.hh:67
PowerState::unserialize
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Definition:
power_state.cc:78
SimObject
Abstract superclass for simulation objects.
Definition:
sim_object.hh:92
Generated on Wed Sep 30 2020 14:02:14 for gem5 by
doxygen
1.8.17