gem5
v20.1.0.0
dev
arm
smmu_v3_events.cc
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2014, 2018-2019 ARM Limited
3
* All rights reserved
4
*
5
* The license below extends only to copyright in the software and shall
6
* not be construed as granting a license to any other intellectual
7
* property including but not limited to intellectual property relating
8
* to a hardware implementation of the functionality of the software
9
* licensed hereunder. You may use the software subject to the license
10
* terms below provided that you ensure that this notice is replicated
11
* unmodified and in its entirety in all distributions of the software,
12
* modified or unmodified, in source code or in binary form.
13
*
14
* Redistribution and use in source and binary forms, with or without
15
* modification, are permitted provided that the following conditions are
16
* met: redistributions of source code must retain the above copyright
17
* notice, this list of conditions and the following disclaimer;
18
* redistributions in binary form must reproduce the above copyright
19
* notice, this list of conditions and the following disclaimer in the
20
* documentation and/or other materials provided with the distribution;
21
* neither the name of the copyright holders nor the names of its
22
* contributors may be used to endorse or promote products derived from
23
* this software without specific prior written permission.
24
*
25
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36
*/
37
38
#include "
dev/arm/smmu_v3_events.hh
"
39
40
#include "
dev/arm/smmu_v3_deviceifc.hh
"
41
42
void
43
SMMUDeviceRetryEvent::process
()
44
{
45
smmuIfc
.
sendDeviceRetry
();
46
}
47
48
const
std::string
49
SMMUDeviceRetryEvent::name
()
const
50
{
51
return
smmuIfc
.
name
() +
".device_retry_event"
;
52
}
SMMUDeviceRetryEvent::smmuIfc
SMMUv3DeviceInterface & smmuIfc
Definition:
smmu_v3_events.hh:49
SMMUDeviceRetryEvent::process
void process()
Definition:
smmu_v3_events.cc:43
smmu_v3_events.hh
smmu_v3_deviceifc.hh
SMMUDeviceRetryEvent::name
const std::string name() const
Definition:
smmu_v3_events.cc:49
SimObject::name
virtual const std::string name() const
Definition:
sim_object.hh:133
SMMUv3DeviceInterface::sendDeviceRetry
void sendDeviceRetry()
Definition:
smmu_v3_deviceifc.cc:231
Generated on Wed Sep 30 2020 14:02:10 for gem5 by
doxygen
1.8.17