gem5
v20.1.0.0
systemc
tests
systemc
misc
unit
control
posedge
tb.h
Go to the documentation of this file.
1
/*****************************************************************************
2
3
Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
4
more contributor license agreements. See the NOTICE file distributed
5
with this work for additional information regarding copyright ownership.
6
Accellera licenses this file to you under the Apache License, Version 2.0
7
(the "License"); you may not use this file except in compliance with the
8
License. You may obtain a copy of the License at
9
10
http://www.apache.org/licenses/LICENSE-2.0
11
12
Unless required by applicable law or agreed to in writing, software
13
distributed under the License is distributed on an "AS IS" BASIS,
14
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
15
implied. See the License for the specific language governing
16
permissions and limitations under the License.
17
18
*****************************************************************************/
19
20
/*****************************************************************************
21
22
tb.h --
23
24
Original Author: Martin Janssen, Synopsys, Inc., 2002-02-15
25
26
*****************************************************************************/
27
28
/*****************************************************************************
29
30
MODIFICATION LOG - modifiers, enter your name, affiliation, date and
31
changes you are making here.
32
33
Name, Affiliation, Date:
34
Description of Modification:
35
36
*****************************************************************************/
37
38
/******************************************************************************/
39
/*************************** Testbench Function **********************/
40
/******************************************************************************/
41
42
SC_MODULE
(
testbench
)
43
{
44
sc_signal<bool> ready;
45
STIM st1;
46
RDY rd1;
47
48
/*** Constructor ***/
49
testbench
( sc_module_name NAME,
50
sc_clock& TICK )
51
52
: sc_module(),
53
st1 (
"ST1"
, TICK, ready),
54
rd1 (
"RD1"
, TICK, ready)
55
{
56
end_module();
57
}
58
};
testbench
Definition:
tb.h:50
SC_MODULE
SC_MODULE(tb)
Definition:
tb.h:44
Generated on Wed Sep 30 2020 14:02:17 for gem5 by
doxygen
1.8.17