gem5
v20.1.0.0
systemc
tests
systemc
misc
unit
control
wait_until
wait_rdy.h
Go to the documentation of this file.
1
/*****************************************************************************
2
3
Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
4
more contributor license agreements. See the NOTICE file distributed
5
with this work for additional information regarding copyright ownership.
6
Accellera licenses this file to you under the Apache License, Version 2.0
7
(the "License"); you may not use this file except in compliance with the
8
License. You may obtain a copy of the License at
9
10
http://www.apache.org/licenses/LICENSE-2.0
11
12
Unless required by applicable law or agreed to in writing, software
13
distributed under the License is distributed on an "AS IS" BASIS,
14
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
15
implied. See the License for the specific language governing
16
permissions and limitations under the License.
17
18
*****************************************************************************/
19
20
/*****************************************************************************
21
22
wait_rdy.h --
23
24
Original Author: Martin Janssen, Synopsys, Inc., 2002-02-15
25
26
*****************************************************************************/
27
28
/*****************************************************************************
29
30
MODIFICATION LOG - modifiers, enter your name, affiliation, date and
31
changes you are making here.
32
33
Name, Affiliation, Date:
34
Description of Modification:
35
36
*****************************************************************************/
37
38
/******************************************************************************/
39
/*************************** WAIT_RDY **********************/
40
/******************************************************************************/
41
42
SC_MODULE
( WAIT_RDY )
43
{
44
SC_HAS_PROCESS
( WAIT_RDY );
45
46
sc_in_clk
clk;
47
48
const
sc_signal<bool>& ready;
// Input
49
50
WAIT_RDY ( sc_module_name NAME,
51
sc_clock& TICK_P,
52
const
sc_signal<bool>& READY )
53
54
:
55
ready (READY)
56
57
{
58
clk (TICK_P);
59
SC_CTHREAD
( entry, clk.pos() );
60
}
61
62
void
entry();
63
64
};
65
66
void
67
WAIT_RDY::entry()
68
{
69
while
(
true
) {
70
do
{
wait
(); }
while
(ready != 1);
71
72
cout <<
sc_time_stamp
() <<
" : "
73
<<
"READY = 1 DETECTED"
<< endl;
74
}
75
}
SC_MODULE
SC_MODULE(WAIT_RDY)
Definition:
wait_rdy.h:42
sc_core::sc_in_clk
sc_in< bool > sc_in_clk
Definition:
sc_clock.hh:116
sc_core::wait
void wait()
Definition:
sc_module.cc:653
SC_HAS_PROCESS
#define SC_HAS_PROCESS(name)
Definition:
sc_module.hh:297
SC_CTHREAD
#define SC_CTHREAD(name, clk)
Definition:
sc_module.hh:319
sc_core::sc_time_stamp
const sc_time & sc_time_stamp()
Definition:
sc_main.cc:128
Generated on Wed Sep 30 2020 14:02:18 for gem5 by
doxygen
1.8.17