gem5  v21.1.0.0
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
fetch_stage.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2014-2015 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * For use for simulation and test purposes only
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are met:
9  *
10  * 1. Redistributions of source code must retain the above copyright notice,
11  * this list of conditions and the following disclaimer.
12  *
13  * 2. Redistributions in binary form must reproduce the above copyright notice,
14  * this list of conditions and the following disclaimer in the documentation
15  * and/or other materials provided with the distribution.
16  *
17  * 3. Neither the name of the copyright holder nor the names of its
18  * contributors may be used to endorse or promote products derived from this
19  * software without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31  * POSSIBILITY OF SUCH DAMAGE.
32  */
33 
34 #ifndef __FETCH_STAGE_HH__
35 #define __FETCH_STAGE_HH__
36 
37 #include <string>
38 #include <vector>
39 
40 #include "base/statistics.hh"
41 #include "base/stats/group.hh"
43 
44 namespace gem5
45 {
46 
47 // Instruction fetch stage.
48 // All dispatched wavefronts for all SIMDS are analyzed for the
49 // need to fetch instructions. From the fetch eligible waves,
50 // one wave is selected from each SIMD and fetch is initiated
51 // for the selected waves.
52 
53 class ComputeUnit;
54 class Wavefront;
55 
57 {
58  public:
59  FetchStage(const ComputeUnitParams &p, ComputeUnit &cu);
60  ~FetchStage();
61  void init();
62  void exec();
63  void processFetchReturn(PacketPtr pkt);
64  void fetch(PacketPtr pkt, Wavefront *wave);
65 
66  // Stats related variables and methods
67  const std::string& name() const { return _name; }
68  FetchUnit &fetchUnit(int simdId) { return _fetchUnit.at(simdId); }
69 
70  private:
73 
74  // List of fetch units. A fetch unit is
75  // instantiated per VALU/SIMD
77  const std::string _name;
78 
79  protected:
81  {
83 
85  } stats;
86 };
87 
88 } // namespace gem5
89 
90 #endif // __FETCH_STAGE_HH__
gem5::FetchStage::numVectorALUs
int numVectorALUs
Definition: fetch_stage.hh:71
gem5::FetchStage::FetchStageStats
Definition: fetch_stage.hh:80
gem5::FetchStage::name
const std::string & name() const
Definition: fetch_stage.hh:67
gem5::FetchStage::~FetchStage
~FetchStage()
Definition: fetch_stage.cc:52
gem5::FetchStage::_name
const std::string _name
Definition: fetch_stage.hh:77
gem5::statistics::Distribution
A simple distribution stat.
Definition: statistics.hh:2072
gem5::FetchStage::processFetchReturn
void processFetchReturn(PacketPtr pkt)
Definition: fetch_stage.cc:75
gem5::FetchStage::exec
void exec()
Definition: fetch_stage.cc:67
group.hh
gem5::Wavefront
Definition: wavefront.hh:62
gem5::FetchStage::init
void init()
Definition: fetch_stage.cc:58
gem5::FetchStage::FetchStage
FetchStage(const ComputeUnitParams &p, ComputeUnit &cu)
Definition: fetch_stage.cc:42
gem5::FetchUnit
Definition: fetch_unit.hh:56
gem5::FetchStage::fetch
void fetch(PacketPtr pkt, Wavefront *wave)
Definition: fetch_stage.cc:91
std::vector
STL vector class.
Definition: stl.hh:37
fetch_unit.hh
gem5::FetchStage
Definition: fetch_stage.hh:56
gem5::FetchStage::FetchStageStats::instFetchInstReturned
statistics::Distribution instFetchInstReturned
Definition: fetch_stage.hh:84
gem5::FetchStage::stats
gem5::FetchStage::FetchStageStats stats
gem5::ComputeUnit
Definition: compute_unit.hh:203
gem5::FetchStage::computeUnit
ComputeUnit & computeUnit
Definition: fetch_stage.hh:72
gem5::FetchStage::FetchStageStats::FetchStageStats
FetchStageStats(statistics::Group *parent)
Definition: fetch_stage.cc:96
gem5::Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:283
gem5::MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:326
statistics.hh
gem5::FetchStage::_fetchUnit
std::vector< FetchUnit > _fetchUnit
Definition: fetch_stage.hh:76
gem5::FetchStage::fetchUnit
FetchUnit & fetchUnit(int simdId)
Definition: fetch_stage.hh:68
gem5::statistics::Group
Statistics container.
Definition: group.hh:93
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40

Generated on Wed Jul 28 2021 12:10:27 for gem5 by doxygen 1.8.17