Go to the documentation of this file.
30 #ifndef __ARCH_SPARC_INSTS_PRIV_HH__
31 #define __ARCH_SPARC_INSTS_PRIV_HH__
56 OpClass __opClass,
char const * _regName) :
91 Priv(mnem, _machInst, __opClass),
imm(
bits(_machInst, 12, 0))
104 OpClass __opClass,
char const *_regName) :
117 #endif //__ARCH_SPARC_INSTS_PRIV_HH__
Base class for all SPARC static instructions.
PrivImm(const char *mnem, ExtMachInst _machInst, OpClass __opClass)
WrPrivImm(const char *mnem, ExtMachInst _machInst, OpClass __opClass, char const *_regName)
std::string generateDisassembly(Addr pc, const loader::SymbolTable *symtab) const override
Internal function to generate disassembly string.
Base class for privelege mode operations with immediates.
constexpr T bits(T val, unsigned first, unsigned last)
Extract the bitfield from position 'first' to 'last' (inclusive) from 'val' and right justify it.
Base class for privelege mode operations.
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
std::string generateDisassembly(Addr pc, const loader::SymbolTable *symtab) const override
Internal function to generate disassembly string.
SparcStaticInst(const char *_mnemonic, ExtMachInst _machInst, OpClass __opClass)
std::string generateDisassembly(Addr pc, const loader::SymbolTable *symtab) const override
Internal function to generate disassembly string.
PrivReg(const char *mnem, ExtMachInst _machInst, OpClass __opClass, char const *_regName)
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
std::string generateDisassembly(Addr pc, const loader::SymbolTable *symtab) const override
Internal function to generate disassembly string.
Generated on Wed Jul 28 2021 12:10:22 for gem5 by doxygen 1.8.17