gem5 [DEVELOP-FOR-25.1]
Loading...
Searching...
No Matches
decoder.hh
Go to the documentation of this file.
1/*
2 * Copyright (c) 2013-2014, 2021 Arm Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
13 *
14 * Copyright (c) 2012 Google
15 * All rights reserved.
16 *
17 * Redistribution and use in source and binary forms, with or without
18 * modification, are permitted provided that the following conditions are
19 * met: redistributions of source code must retain the above copyright
20 * notice, this list of conditions and the following disclaimer;
21 * redistributions in binary form must reproduce the above copyright
22 * notice, this list of conditions and the following disclaimer in the
23 * documentation and/or other materials provided with the distribution;
24 * neither the name of the copyright holders nor the names of its
25 * contributors may be used to endorse or promote products derived from
26 * this software without specific prior written permission.
27 *
28 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39 */
40
41#ifndef __ARCH_ARM_DECODER_HH__
42#define __ARCH_ARM_DECODER_HH__
43
44#include <cassert>
45
46#include "arch/arm/regs/misc.hh"
47#include "arch/arm/types.hh"
50#include "base/types.hh"
51#include "cpu/static_inst.hh"
52#include "debug/Decode.hh"
53#include "enums/DecoderFlavor.hh"
54
55namespace gem5
56{
57
58struct ArmDecoderParams;
59
60class BaseISA;
61
62namespace ArmISA
63{
64
65class Decoder : public InstDecoder
66{
67 public: // Public decoder parameters
69 const bool dvmEnabled;
70
71 protected:
72 //The extended machine instruction being generated
74 uint32_t data;
76 int offset;
77 bool foundIt;
78 ITSTATE itBits;
79
82
87 int sveLen;
88
93 int smeLen;
94
95 enums::DecoderFlavor decoderFlavor;
96
100
105 void process();
106
111 void consumeBytes(int numBytes);
112
126
138 {
139 StaticInstPtr si = defaultCache.decode(this, mach_inst, addr);
140 DPRINTF(Decode, "Decode: Decoded %s instruction: %#x\n",
141 si->getName(), mach_inst);
142 si->size((!emi.thumb || emi.bigThumb) ? 4 : 2);
143 return si;
144 }
145
146 public: // Decoder API
147 Decoder(const ArmDecoderParams &params);
148
150 void reset() override;
151
152 void moreBytes(const PCStateBase &pc, Addr fetchPC) override;
153
155
156 public: // ARM-specific decoder state manipulation
157 void
158 setContext(FPSCR fpscr)
159 {
160 fpscrLen = fpscr.len;
161 fpscrStride = fpscr.stride;
162 }
163
164 void
165 setSveLen(uint8_t len)
166 {
167 sveLen = len;
168 }
169
170 void
171 setSmeLen(uint8_t len)
172 {
173 smeLen = len;
174 }
175};
176
177} // namespace ArmISA
178} // namespace gem5
179
180#endif // __ARCH_ARM_DECODER_HH__
#define DPRINTF(x,...)
Definition trace.hh:209
Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,...
void consumeBytes(int numBytes)
Consume bytes by moving the offset into the data word and sanity check the results.
Definition decoder.cc:159
enums::DecoderFlavor decoderFlavor
Definition decoder.hh:95
StaticInstPtr decodeInst(ExtMachInst mach_inst)
Decode a machine instruction without calling the cache.
void reset() override
Reset the decoders internal state.
Definition decoder.cc:82
void setSveLen(uint8_t len)
Definition decoder.hh:165
Decoder(const ArmDecoderParams &params)
Definition decoder.cc:57
int smeLen
SME vector length, encoded in the same format as the SMCR_EL<x>.LEN bitfields.
Definition decoder.hh:93
StaticInstPtr decode(ExtMachInst mach_inst, Addr addr)
Decode a pre-decoded machine instruction.
Definition decoder.hh:137
int sveLen
SVE vector length, encoded in the same format as the ZCR_EL<x>.LEN bitfields.
Definition decoder.hh:87
ExtMachInst emi
Definition decoder.hh:73
void process()
Pre-decode an instruction from the current state of the decoder.
Definition decoder.cc:92
void moreBytes(const PCStateBase &pc, Addr fetchPC) override
Feed data to the decoder.
Definition decoder.cc:168
void setSmeLen(uint8_t len)
Definition decoder.hh:171
GenericISA::BasicDecodeCache< Decoder, ExtMachInst > defaultCache
A cache of decoded instruction objects.
Definition decoder.hh:98
const bool dvmEnabled
True if the decoder should emit DVM Ops (treated as Loads)
Definition decoder.hh:69
void setContext(FPSCR fpscr)
Definition decoder.hh:158
InstDecoder(const InstDecoderParams &params, MoreBytesType *mb_buf)
Definition decoder.hh:54
const Params & params() const
Bitfield< 18, 16 > len
Bitfield< 6 > si
Bitfield< 4 > pc
Bitfield< 3 > addr
Definition types.hh:84
Copyright (c) 2024 Arm Limited All rights reserved.
Definition binary32.hh:36
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition types.hh:147
RefCountingPtr< StaticInst > StaticInstPtr

Generated on Mon Oct 27 2025 04:12:55 for gem5 by doxygen 1.14.0