Go to the source code of this file.
|
| namespace | gem5 |
| | Copyright (c) 2024 Arm Limited All rights reserved.
|
| namespace | gem5::RiscvISA |
|
| | gem5::RiscvISA::rv_type |
| Bitfield< 61 > | gem5::RiscvISA::compressed |
| Bitfield< 60 > | gem5::RiscvISA::enable_zcd |
| Bitfield< 57, 41 > | gem5::RiscvISA::vl |
| Bitfield< 40 > | gem5::RiscvISA::vill |
| Bitfield< 1, 0 > | gem5::RiscvISA::quadRant |
| Bitfield< 6, 2 > | gem5::RiscvISA::opcode5 |
| Bitfield< 6, 0 > | gem5::RiscvISA::opcode |
| Bitfield< 31, 0 > | gem5::RiscvISA::all |
| Bitfield< 11, 7 > | gem5::RiscvISA::rd |
| Bitfield< 14, 12 > | gem5::RiscvISA::funct3 |
| Bitfield< 19, 15 > | gem5::RiscvISA::rs1 |
| Bitfield< 24, 20 > | gem5::RiscvISA::rs2 |
| Bitfield< 31, 25 > | gem5::RiscvISA::funct7 |
| Bitfield< 30 > | gem5::RiscvISA::srType |
| Bitfield< 24, 20 > | gem5::RiscvISA::shamt5 |
| Bitfield< 25, 20 > | gem5::RiscvISA::shamt6 |
| Bitfield< 31, 20 > | gem5::RiscvISA::imm12 |
| Bitfield< 23, 20 > | gem5::RiscvISA::succ |
| Bitfield< 27, 24 > | gem5::RiscvISA::pred |
| Bitfield< 11, 7 > | gem5::RiscvISA::imm5 |
| Bitfield< 31, 25 > | gem5::RiscvISA::imm7 |
| Bitfield< 31, 12 > | gem5::RiscvISA::imm20 |
| Bitfield< 7 > | gem5::RiscvISA::bimm12bit11 |
| Bitfield< 11, 8 > | gem5::RiscvISA::bimm12bits4to1 |
| Bitfield< 30, 25 > | gem5::RiscvISA::bimm12bits10to5 |
| Bitfield< 31 > | gem5::RiscvISA::immsign |
| Bitfield< 30, 21 > | gem5::RiscvISA::ujimmbits10to1 |
| Bitfield< 20 > | gem5::RiscvISA::ujimmbit11 |
| Bitfield< 19, 12 > | gem5::RiscvISA::ujimmbits19to12 |
| Bitfield< 31, 20 > | gem5::RiscvISA::funct12 |
| Bitfield< 19, 15 > | gem5::RiscvISA::csrimm |
| Bitfield< 11, 7 > | gem5::RiscvISA::fd |
| Bitfield< 19, 15 > | gem5::RiscvISA::fs1 |
| Bitfield< 24, 20 > | gem5::RiscvISA::fs2 |
| Bitfield< 31, 27 > | gem5::RiscvISA::fs3 |
| Bitfield< 14, 12 > | gem5::RiscvISA::round_mode |
| Bitfield< 24, 20 > | gem5::RiscvISA::conv_sgn |
| Bitfield< 26, 25 > | gem5::RiscvISA::funct2 |
| Bitfield< 31, 27 > | gem5::RiscvISA::amofunct |
| Bitfield< 26 > | gem5::RiscvISA::aq |
| Bitfield< 25 > | gem5::RiscvISA::rl |
| Bitfield< 15, 13 > | gem5::RiscvISA::copcode |
| Bitfield< 12 > | gem5::RiscvISA::cfunct1 |
| Bitfield< 11, 10 > | gem5::RiscvISA::cfunct2high |
| Bitfield< 6, 5 > | gem5::RiscvISA::cfunct2low |
| Bitfield< 11, 7 > | gem5::RiscvISA::rc1 |
| Bitfield< 6, 2 > | gem5::RiscvISA::rc2 |
| Bitfield< 9, 7 > | gem5::RiscvISA::rp1 |
| Bitfield< 4, 2 > | gem5::RiscvISA::rp2 |
| Bitfield< 9, 7 > | gem5::RiscvISA::r1s |
| Bitfield< 4, 2 > | gem5::RiscvISA::r2s |
| Bitfield< 11, 7 > | gem5::RiscvISA::fc1 |
| Bitfield< 6, 2 > | gem5::RiscvISA::fc2 |
| Bitfield< 4, 2 > | gem5::RiscvISA::fp2 |
| Bitfield< 12, 2 > | gem5::RiscvISA::cjumpimm |
| Bitfield< 5, 3 > | gem5::RiscvISA::cjumpimm3to1 |
| Bitfield< 11, 11 > | gem5::RiscvISA::cjumpimm4to4 |
| Bitfield< 2, 2 > | gem5::RiscvISA::cjumpimm5to5 |
| Bitfield< 7, 7 > | gem5::RiscvISA::cjumpimm6to6 |
| Bitfield< 6, 6 > | gem5::RiscvISA::cjumpimm7to7 |
| Bitfield< 10, 9 > | gem5::RiscvISA::cjumpimm9to8 |
| Bitfield< 8, 8 > | gem5::RiscvISA::cjumpimm10to10 |
| Bitfield< 12 > | gem5::RiscvISA::cjumpimmsign |
| Bitfield< 12, 5 > | gem5::RiscvISA::cimm8 |
| Bitfield< 12, 7 > | gem5::RiscvISA::cimm6 |
| Bitfield< 6, 2 > | gem5::RiscvISA::cimm5 |
| Bitfield< 12, 10 > | gem5::RiscvISA::cimm3 |
| Bitfield< 6, 5 > | gem5::RiscvISA::cimm2 |
| Bitfield< 12 > | gem5::RiscvISA::cimm1 |
| Bitfield< 7, 4 > | gem5::RiscvISA::rlist |
| Bitfield< 3, 2 > | gem5::RiscvISA::spimm |
| Bitfield< 9, 2 > | gem5::RiscvISA::jt_index |
| Bitfield< 31, 25 > | gem5::RiscvISA::m5func |
| Bitfield< 31, 26 > | gem5::RiscvISA::vfunct6 |
| Bitfield< 31, 27 > | gem5::RiscvISA::vfunct5 |
| Bitfield< 27, 25 > | gem5::RiscvISA::vfunct3 |
| Bitfield< 26, 25 > | gem5::RiscvISA::vfunct2 |
| Bitfield< 31, 29 > | gem5::RiscvISA::nf |
| Bitfield< 28 > | gem5::RiscvISA::mew |
| Bitfield< 27, 26 > | gem5::RiscvISA::mop |
| Bitfield< 25 > | gem5::RiscvISA::vm |
| Bitfield< 24, 20 > | gem5::RiscvISA::lumop |
| Bitfield< 24, 20 > | gem5::RiscvISA::sumop |
| Bitfield< 14, 12 > | gem5::RiscvISA::width |
| Bitfield< 24, 20 > | gem5::RiscvISA::vs2 |
| Bitfield< 19, 15 > | gem5::RiscvISA::vs1 |
| Bitfield< 11, 7 > | gem5::RiscvISA::vd |
| Bitfield< 11, 7 > | gem5::RiscvISA::vs3 |
| Bitfield< 19, 15 > | gem5::RiscvISA::vecimm |
| Bitfield< 17, 15 > | gem5::RiscvISA::simm3 |
| Bitfield< 31 > | gem5::RiscvISA::bit31 |
| Bitfield< 30 > | gem5::RiscvISA::bit30 |
| Bitfield< 30, 20 > | gem5::RiscvISA::zimm_vsetvli |
| Bitfield< 31, 30 > | gem5::RiscvISA::bit31_30 |
| Bitfield< 29, 20 > | gem5::RiscvISA::zimm_vsetivli |
| Bitfield< 19, 15 > | gem5::RiscvISA::uimm_vsetivli |
| Bitfield< 31, 25 > | gem5::RiscvISA::bit31_25 |
| constexpr unsigned | gem5::RiscvISA::MaxVecLenInBytes = MaxVecLenInBits >> 3 |