gem5 v25.0.0.1
Loading...
Searching...
No Matches
Public Member Functions | Protected Member Functions | Protected Attributes | Private Member Functions | List of all members
gem5::VegaISA::Inst_VOP2 Class Reference

#include <op_encodings.hh>

Inheritance diagram for gem5::VegaISA::Inst_VOP2:
gem5::VegaISA::VEGAGPUStaticInst gem5::GPUStaticInst gem5::VegaISA::Inst_VOP2__V_ADDC_CO_U32 gem5::VegaISA::Inst_VOP2__V_ADD_CO_U32 gem5::VegaISA::Inst_VOP2__V_ADD_F16 gem5::VegaISA::Inst_VOP2__V_ADD_F32 gem5::VegaISA::Inst_VOP2__V_ADD_U16 gem5::VegaISA::Inst_VOP2__V_ADD_U32 gem5::VegaISA::Inst_VOP2__V_AND_B32 gem5::VegaISA::Inst_VOP2__V_ASHRREV_I16 gem5::VegaISA::Inst_VOP2__V_ASHRREV_I32 gem5::VegaISA::Inst_VOP2__V_CNDMASK_B32 gem5::VegaISA::Inst_VOP2__V_FMAC_F32 gem5::VegaISA::Inst_VOP2__V_FMAC_F64 gem5::VegaISA::Inst_VOP2__V_LDEXP_F16 gem5::VegaISA::Inst_VOP2__V_LSHLREV_B16 gem5::VegaISA::Inst_VOP2__V_LSHLREV_B32 gem5::VegaISA::Inst_VOP2__V_LSHRREV_B16 gem5::VegaISA::Inst_VOP2__V_LSHRREV_B32 gem5::VegaISA::Inst_VOP2__V_MAC_F16 gem5::VegaISA::Inst_VOP2__V_MAC_F32 gem5::VegaISA::Inst_VOP2__V_MADAK_F16 gem5::VegaISA::Inst_VOP2__V_MADAK_F32 gem5::VegaISA::Inst_VOP2__V_MADMK_F16 gem5::VegaISA::Inst_VOP2__V_MADMK_F32 gem5::VegaISA::Inst_VOP2__V_MAX_F16 gem5::VegaISA::Inst_VOP2__V_MAX_F32 gem5::VegaISA::Inst_VOP2__V_MAX_I16 gem5::VegaISA::Inst_VOP2__V_MAX_I32 gem5::VegaISA::Inst_VOP2__V_MAX_U16 gem5::VegaISA::Inst_VOP2__V_MAX_U32 gem5::VegaISA::Inst_VOP2__V_MIN_F16 gem5::VegaISA::Inst_VOP2__V_MIN_F32 gem5::VegaISA::Inst_VOP2__V_MIN_I16 gem5::VegaISA::Inst_VOP2__V_MIN_I32 gem5::VegaISA::Inst_VOP2__V_MIN_U16 gem5::VegaISA::Inst_VOP2__V_MIN_U32 gem5::VegaISA::Inst_VOP2__V_MUL_F16 gem5::VegaISA::Inst_VOP2__V_MUL_F32 gem5::VegaISA::Inst_VOP2__V_MUL_HI_I32_I24 gem5::VegaISA::Inst_VOP2__V_MUL_HI_U32_U24 gem5::VegaISA::Inst_VOP2__V_MUL_I32_I24 gem5::VegaISA::Inst_VOP2__V_MUL_LEGACY_F32 gem5::VegaISA::Inst_VOP2__V_MUL_LO_U16 gem5::VegaISA::Inst_VOP2__V_MUL_U32_U24 gem5::VegaISA::Inst_VOP2__V_OR_B32 gem5::VegaISA::Inst_VOP2__V_SUBBREV_CO_U32 gem5::VegaISA::Inst_VOP2__V_SUBB_CO_U32 gem5::VegaISA::Inst_VOP2__V_SUBREV_CO_U32 gem5::VegaISA::Inst_VOP2__V_SUBREV_F16 gem5::VegaISA::Inst_VOP2__V_SUBREV_F32 gem5::VegaISA::Inst_VOP2__V_SUBREV_U16 gem5::VegaISA::Inst_VOP2__V_SUBREV_U32 gem5::VegaISA::Inst_VOP2__V_SUB_CO_U32 gem5::VegaISA::Inst_VOP2__V_SUB_F16 gem5::VegaISA::Inst_VOP2__V_SUB_F32 gem5::VegaISA::Inst_VOP2__V_SUB_U16 gem5::VegaISA::Inst_VOP2__V_SUB_U32 gem5::VegaISA::Inst_VOP2__V_XNOR_B32 gem5::VegaISA::Inst_VOP2__V_XOR_B32

Public Member Functions

 Inst_VOP2 (InFmt_VOP2 *, const std::string &opcode)
 ~Inst_VOP2 ()
int instSize () const override
void generateDisassembly () override
void initOperandInfo () override
Public Member Functions inherited from gem5::VegaISA::VEGAGPUStaticInst
 VEGAGPUStaticInst (const std::string &opcode)
 ~VEGAGPUStaticInst ()
void generateDisassembly () override
bool isFlatScratchRegister (int opIdx) override
bool isExecMaskRegister (int opIdx) override
void initOperandInfo () override
int getOperandSize (int opIdx) override
int coalescerTokenCount () const override
 Return the number of tokens needed by the coalescer.
ScalarRegU32 srcLiteral () const override
Public Member Functions inherited from gem5::GPUStaticInst
 GPUStaticInst (const std::string &opcode)
virtual ~GPUStaticInst ()
void instAddr (int inst_addr)
int instAddr () const
int nextInstAddr () const
void instNum (int num)
int instNum ()
void ipdInstNum (int num)
int ipdInstNum () const
void initDynOperandInfo (Wavefront *wf, ComputeUnit *cu)
virtual void execute (GPUDynInstPtr gpuDynInst)=0
const std::string & disassemble ()
virtual int getNumOperands ()=0
virtual int numDstRegOperands ()=0
virtual int numSrcRegOperands ()=0
int numSrcVecOperands ()
int numDstVecOperands ()
int numSrcVecDWords ()
int numDstVecDWords ()
int numSrcScalarOperands ()
int numDstScalarOperands ()
int numSrcScalarDWords ()
int numDstScalarDWords ()
int maxOperandSize ()
bool isALU () const
bool isBranch () const
bool isCondBranch () const
bool isNop () const
bool isReturn () const
bool isEndOfKernel () const
bool isKernelLaunch () const
bool isSDWAInst () const
bool isDPPInst () const
bool isUnconditionalJump () const
bool isSpecialOp () const
bool isWaitcnt () const
bool isSleep () const
bool isBarrier () const
bool isMemSync () const
bool isMemRef () const
bool isFlat () const
bool isFlatGlobal () const
bool isFlatScratch () const
bool isLoad () const
bool isStore () const
bool isAtomic () const
bool isAtomicNoRet () const
bool isAtomicRet () const
bool isScalar () const
bool readsSCC () const
bool writesSCC () const
bool readsVCC () const
bool writesVCC () const
bool readsEXEC () const
bool writesEXEC () const
bool readsMode () const
bool writesMode () const
bool ignoreExec () const
bool isAtomicAnd () const
bool isAtomicOr () const
bool isAtomicXor () const
bool isAtomicCAS () const
bool isAtomicExch () const
bool isAtomicAdd () const
bool isAtomicSub () const
bool isAtomicInc () const
bool isAtomicDec () const
bool isAtomicMax () const
bool isAtomicMin () const
bool isArgLoad () const
bool isGlobalMem () const
bool isLocalMem () const
bool isArgSeg () const
bool isGlobalSeg () const
bool isGroupSeg () const
bool isKernArgSeg () const
bool isPrivateSeg () const
bool isReadOnlySeg () const
bool isSpillSeg () const
bool isGloballyCoherent () const
 Coherence domain of a memory instruction.
bool isSystemCoherent () const
bool isI8 () const
bool isF16 () const
bool isF32 () const
bool isF64 () const
bool isFMA () const
bool isMAC () const
bool isMAD () const
bool isMFMA () const
bool hasNoAddr () const
virtual void initiateAcc (GPUDynInstPtr gpuDynInst)
virtual void completeAcc (GPUDynInstPtr gpuDynInst)
virtual uint32_t getTargetPc ()
void setFlag (Flags flag)
const std::string & opcode () const
const std::vector< OperandInfo > & srcOperands () const
const std::vector< OperandInfo > & dstOperands () const
const std::vector< OperandInfo > & srcVecRegOperands () const
const std::vector< OperandInfo > & dstVecRegOperands () const
const std::vector< OperandInfo > & srcScalarRegOperands () const
const std::vector< OperandInfo > & dstScalarRegOperands () const

Protected Member Functions

template<typename T>
T sdwaSrcHelper (GPUDynInstPtr gpuDynInst, T &src1)
template<typename T>
void sdwaDstHelper (GPUDynInstPtr gpuDynInst, T &vdst)
template<typename T>
T dppHelper (GPUDynInstPtr gpuDynInst, T &src1)
template<typename ConstT, typename T>
void vop2Helper (GPUDynInstPtr gpuDynInst, void(*fOpImpl)(T &, T &, T &, Wavefront *))
Protected Member Functions inherited from gem5::VegaISA::VEGAGPUStaticInst
void panicUnimplemented () const

Protected Attributes

InFmt_VOP2 instData
InstFormat extData
uint32_t varSize
Protected Attributes inherited from gem5::VegaISA::VEGAGPUStaticInst
ScalarRegU32 _srcLiteral
 if the instruction has a src literal - an immediate value that is part of the instruction stream - we store that here
Protected Attributes inherited from gem5::GPUStaticInst
const std::string _opcode
std::string disassembly
int _instNum
int _instAddr
std::vector< OperandInfo > srcOps
std::vector< OperandInfo > dstOps

Private Member Functions

bool hasSecondDword (InFmt_VOP2 *)

Additional Inherited Members

Public Types inherited from gem5::GPUStaticInst
enum  OpType { SRC_VEC , SRC_SCALAR , DST_VEC , DST_SCALAR }
typedef int(RegisterManager::* MapRegFn) (Wavefront *, int)
Public Attributes inherited from gem5::GPUStaticInst
enums::StorageClassType executed_as
Static Public Attributes inherited from gem5::GPUStaticInst
static uint64_t dynamic_id_count

Detailed Description

Definition at line 258 of file op_encodings.hh.

Constructor & Destructor Documentation

◆ Inst_VOP2()

gem5::VegaISA::Inst_VOP2::Inst_VOP2 ( InFmt_VOP2 * iFmt,
const std::string & opcode )

Definition at line 601 of file op_encodings.cc.

References gem5::VegaISA::VEGAGPUStaticInst::_srcLiteral, extData, hasSecondDword(), instData, gem5::GPUStaticInst::opcode(), gem5::VegaISA::REG_SRC_DPP, gem5::VegaISA::REG_SRC_SWDA, gem5::GPUStaticInst::setFlag(), gem5::VegaISA::InFmt_VOP2::SRC0, varSize, and gem5::VegaISA::VEGAGPUStaticInst::VEGAGPUStaticInst().

Referenced by gem5::VegaISA::Inst_VOP2__V_ADD_CO_U32::Inst_VOP2__V_ADD_CO_U32(), gem5::VegaISA::Inst_VOP2__V_ADD_F16::Inst_VOP2__V_ADD_F16(), gem5::VegaISA::Inst_VOP2__V_ADD_F32::Inst_VOP2__V_ADD_F32(), gem5::VegaISA::Inst_VOP2__V_ADD_U16::Inst_VOP2__V_ADD_U16(), gem5::VegaISA::Inst_VOP2__V_ADD_U32::Inst_VOP2__V_ADD_U32(), gem5::VegaISA::Inst_VOP2__V_ADDC_CO_U32::Inst_VOP2__V_ADDC_CO_U32(), gem5::VegaISA::Inst_VOP2__V_AND_B32::Inst_VOP2__V_AND_B32(), gem5::VegaISA::Inst_VOP2__V_ASHRREV_I16::Inst_VOP2__V_ASHRREV_I16(), gem5::VegaISA::Inst_VOP2__V_ASHRREV_I32::Inst_VOP2__V_ASHRREV_I32(), gem5::VegaISA::Inst_VOP2__V_CNDMASK_B32::Inst_VOP2__V_CNDMASK_B32(), gem5::VegaISA::Inst_VOP2__V_FMAC_F32::Inst_VOP2__V_FMAC_F32(), gem5::VegaISA::Inst_VOP2__V_FMAC_F64::Inst_VOP2__V_FMAC_F64(), gem5::VegaISA::Inst_VOP2__V_LDEXP_F16::Inst_VOP2__V_LDEXP_F16(), gem5::VegaISA::Inst_VOP2__V_LSHLREV_B16::Inst_VOP2__V_LSHLREV_B16(), gem5::VegaISA::Inst_VOP2__V_LSHLREV_B32::Inst_VOP2__V_LSHLREV_B32(), gem5::VegaISA::Inst_VOP2__V_LSHRREV_B16::Inst_VOP2__V_LSHRREV_B16(), gem5::VegaISA::Inst_VOP2__V_LSHRREV_B32::Inst_VOP2__V_LSHRREV_B32(), gem5::VegaISA::Inst_VOP2__V_MAC_F16::Inst_VOP2__V_MAC_F16(), gem5::VegaISA::Inst_VOP2__V_MAC_F32::Inst_VOP2__V_MAC_F32(), gem5::VegaISA::Inst_VOP2__V_MADAK_F16::Inst_VOP2__V_MADAK_F16(), gem5::VegaISA::Inst_VOP2__V_MADAK_F32::Inst_VOP2__V_MADAK_F32(), gem5::VegaISA::Inst_VOP2__V_MADMK_F16::Inst_VOP2__V_MADMK_F16(), gem5::VegaISA::Inst_VOP2__V_MADMK_F32::Inst_VOP2__V_MADMK_F32(), gem5::VegaISA::Inst_VOP2__V_MAX_F16::Inst_VOP2__V_MAX_F16(), gem5::VegaISA::Inst_VOP2__V_MAX_F32::Inst_VOP2__V_MAX_F32(), gem5::VegaISA::Inst_VOP2__V_MAX_I16::Inst_VOP2__V_MAX_I16(), gem5::VegaISA::Inst_VOP2__V_MAX_I32::Inst_VOP2__V_MAX_I32(), gem5::VegaISA::Inst_VOP2__V_MAX_U16::Inst_VOP2__V_MAX_U16(), gem5::VegaISA::Inst_VOP2__V_MAX_U32::Inst_VOP2__V_MAX_U32(), gem5::VegaISA::Inst_VOP2__V_MIN_F16::Inst_VOP2__V_MIN_F16(), gem5::VegaISA::Inst_VOP2__V_MIN_F32::Inst_VOP2__V_MIN_F32(), gem5::VegaISA::Inst_VOP2__V_MIN_I16::Inst_VOP2__V_MIN_I16(), gem5::VegaISA::Inst_VOP2__V_MIN_I32::Inst_VOP2__V_MIN_I32(), gem5::VegaISA::Inst_VOP2__V_MIN_U16::Inst_VOP2__V_MIN_U16(), gem5::VegaISA::Inst_VOP2__V_MIN_U32::Inst_VOP2__V_MIN_U32(), gem5::VegaISA::Inst_VOP2__V_MUL_F16::Inst_VOP2__V_MUL_F16(), gem5::VegaISA::Inst_VOP2__V_MUL_F32::Inst_VOP2__V_MUL_F32(), gem5::VegaISA::Inst_VOP2__V_MUL_HI_I32_I24::Inst_VOP2__V_MUL_HI_I32_I24(), gem5::VegaISA::Inst_VOP2__V_MUL_HI_U32_U24::Inst_VOP2__V_MUL_HI_U32_U24(), gem5::VegaISA::Inst_VOP2__V_MUL_I32_I24::Inst_VOP2__V_MUL_I32_I24(), gem5::VegaISA::Inst_VOP2__V_MUL_LEGACY_F32::Inst_VOP2__V_MUL_LEGACY_F32(), gem5::VegaISA::Inst_VOP2__V_MUL_LO_U16::Inst_VOP2__V_MUL_LO_U16(), gem5::VegaISA::Inst_VOP2__V_MUL_U32_U24::Inst_VOP2__V_MUL_U32_U24(), gem5::VegaISA::Inst_VOP2__V_OR_B32::Inst_VOP2__V_OR_B32(), gem5::VegaISA::Inst_VOP2__V_SUB_CO_U32::Inst_VOP2__V_SUB_CO_U32(), gem5::VegaISA::Inst_VOP2__V_SUB_F16::Inst_VOP2__V_SUB_F16(), gem5::VegaISA::Inst_VOP2__V_SUB_F32::Inst_VOP2__V_SUB_F32(), gem5::VegaISA::Inst_VOP2__V_SUB_U16::Inst_VOP2__V_SUB_U16(), gem5::VegaISA::Inst_VOP2__V_SUB_U32::Inst_VOP2__V_SUB_U32(), gem5::VegaISA::Inst_VOP2__V_SUBB_CO_U32::Inst_VOP2__V_SUBB_CO_U32(), gem5::VegaISA::Inst_VOP2__V_SUBBREV_CO_U32::Inst_VOP2__V_SUBBREV_CO_U32(), gem5::VegaISA::Inst_VOP2__V_SUBREV_CO_U32::Inst_VOP2__V_SUBREV_CO_U32(), gem5::VegaISA::Inst_VOP2__V_SUBREV_F16::Inst_VOP2__V_SUBREV_F16(), gem5::VegaISA::Inst_VOP2__V_SUBREV_F32::Inst_VOP2__V_SUBREV_F32(), gem5::VegaISA::Inst_VOP2__V_SUBREV_U16::Inst_VOP2__V_SUBREV_U16(), gem5::VegaISA::Inst_VOP2__V_SUBREV_U32::Inst_VOP2__V_SUBREV_U32(), gem5::VegaISA::Inst_VOP2__V_XNOR_B32::Inst_VOP2__V_XNOR_B32(), and gem5::VegaISA::Inst_VOP2__V_XOR_B32::Inst_VOP2__V_XOR_B32().

◆ ~Inst_VOP2()

gem5::VegaISA::Inst_VOP2::~Inst_VOP2 ( )

Definition at line 621 of file op_encodings.cc.

Member Function Documentation

◆ dppHelper()

template<typename T>
T gem5::VegaISA::Inst_VOP2::dppHelper ( GPUDynInstPtr gpuDynInst,
T & src1 )
inlineprotected

Definition at line 324 of file op_encodings.hh.

References DPRINTF, extData, gem5::GPUStaticInst::opcode(), and gem5::VegaISA::processDPP().

Referenced by vop2Helper().

◆ generateDisassembly()

void gem5::VegaISA::Inst_VOP2::generateDisassembly ( )
overridevirtual

Implements gem5::GPUStaticInst.

Definition at line 696 of file op_encodings.cc.

References gem5::GPUStaticInst::_opcode, gem5::VegaISA::VEGAGPUStaticInst::_srcLiteral, gem5::GPUStaticInst::disassembly, extData, instData, gem5::VegaISA::opSelectorToRegSym(), gem5::GPUStaticInst::readsVCC(), gem5::VegaISA::REG_SRC_DPP, gem5::VegaISA::REG_SRC_LITERAL, gem5::VegaISA::REG_SRC_SWDA, and gem5::GPUStaticInst::writesVCC().

◆ hasSecondDword()

bool gem5::VegaISA::Inst_VOP2::hasSecondDword ( InFmt_VOP2 * iFmt)
private

Definition at line 671 of file op_encodings.cc.

References gem5::VegaISA::InFmt_VOP2::OP, gem5::VegaISA::REG_SRC_DPP, gem5::VegaISA::REG_SRC_LITERAL, gem5::VegaISA::REG_SRC_SWDA, and gem5::VegaISA::InFmt_VOP2::SRC0.

Referenced by Inst_VOP2().

◆ initOperandInfo()

void gem5::VegaISA::Inst_VOP2::initOperandInfo ( )
overridevirtual

Implements gem5::GPUStaticInst.

Definition at line 626 of file op_encodings.cc.

References gem5::GPUStaticInst::dstOps, gem5::VegaISA::VEGAGPUStaticInst::getOperandSize(), instData, gem5::VegaISA::isScalarReg(), gem5::VegaISA::isVectorReg(), gem5::GPUStaticInst::numDstRegOperands(), gem5::GPUStaticInst::numSrcRegOperands(), gem5::GPUStaticInst::readsVCC(), gem5::X86ISA::reg, gem5::VegaISA::REG_VCC_LO, gem5::GPUStaticInst::srcOps, and gem5::GPUStaticInst::writesVCC().

◆ instSize()

int gem5::VegaISA::Inst_VOP2::instSize ( ) const
overridevirtual

Implements gem5::GPUStaticInst.

Definition at line 665 of file op_encodings.cc.

References varSize.

◆ sdwaDstHelper()

template<typename T>
void gem5::VegaISA::Inst_VOP2::sdwaDstHelper ( GPUDynInstPtr gpuDynInst,
T & vdst )
inlineprotected

Definition at line 309 of file op_encodings.hh.

References gem5::Wavefront::execMask(), extData, instData, gem5::VegaISA::NumVecElemPerVecReg(), and gem5::VegaISA::processSDWA_dst().

Referenced by vop2Helper().

◆ sdwaSrcHelper()

template<typename T>
T gem5::VegaISA::Inst_VOP2::sdwaSrcHelper ( GPUDynInstPtr gpuDynInst,
T & src1 )
inlineprotected

Definition at line 277 of file op_encodings.hh.

References DPRINTF, extData, instData, gem5::GPUStaticInst::opcode(), and gem5::VegaISA::processSDWA_src().

Referenced by vop2Helper().

◆ vop2Helper()

template<typename ConstT, typename T>
void gem5::VegaISA::Inst_VOP2::vop2Helper ( GPUDynInstPtr gpuDynInst,
void(* fOpImpl )(T &, T &, T &, Wavefront *) )
inlineprotected

Definition at line 344 of file op_encodings.hh.

References dppHelper(), instData, gem5::GPUStaticInst::isDPPInst(), gem5::GPUStaticInst::isSDWAInst(), gem5::VegaISA::NumVecElemPerVecReg(), sdwaDstHelper(), and sdwaSrcHelper().

Referenced by gem5::VegaISA::Inst_VOP2__V_MUL_U32_U24::execute().

Member Data Documentation

◆ extData

InstFormat gem5::VegaISA::Inst_VOP2::extData
protected

Definition at line 273 of file op_encodings.hh.

Referenced by dppHelper(), gem5::VegaISA::Inst_VOP2__V_ADD_CO_U32::execute(), gem5::VegaISA::Inst_VOP2__V_ADD_F32::execute(), gem5::VegaISA::Inst_VOP2__V_ADD_U32::execute(), gem5::VegaISA::Inst_VOP2__V_AND_B32::execute(), gem5::VegaISA::Inst_VOP2__V_LSHLREV_B32::execute(), gem5::VegaISA::Inst_VOP2__V_MAC_F32::execute(), gem5::VegaISA::Inst_VOP2__V_MADAK_F32::execute(), gem5::VegaISA::Inst_VOP2__V_MADMK_F32::execute(), gem5::VegaISA::Inst_VOP2__V_OR_B32::execute(), generateDisassembly(), Inst_VOP2(), sdwaDstHelper(), and sdwaSrcHelper().

◆ instData

InFmt_VOP2 gem5::VegaISA::Inst_VOP2::instData
protected

Definition at line 271 of file op_encodings.hh.

Referenced by gem5::VegaISA::Inst_VOP2__V_ADD_CO_U32::execute(), gem5::VegaISA::Inst_VOP2__V_ADD_F32::execute(), gem5::VegaISA::Inst_VOP2__V_ADD_U16::execute(), gem5::VegaISA::Inst_VOP2__V_ADD_U32::execute(), gem5::VegaISA::Inst_VOP2__V_ADDC_CO_U32::execute(), gem5::VegaISA::Inst_VOP2__V_AND_B32::execute(), gem5::VegaISA::Inst_VOP2__V_ASHRREV_I16::execute(), gem5::VegaISA::Inst_VOP2__V_ASHRREV_I32::execute(), gem5::VegaISA::Inst_VOP2__V_CNDMASK_B32::execute(), gem5::VegaISA::Inst_VOP2__V_FMAC_F32::execute(), gem5::VegaISA::Inst_VOP2__V_FMAC_F64::execute(), gem5::VegaISA::Inst_VOP2__V_LSHLREV_B16::execute(), gem5::VegaISA::Inst_VOP2__V_LSHLREV_B32::execute(), gem5::VegaISA::Inst_VOP2__V_LSHRREV_B16::execute(), gem5::VegaISA::Inst_VOP2__V_LSHRREV_B32::execute(), gem5::VegaISA::Inst_VOP2__V_MAC_F32::execute(), gem5::VegaISA::Inst_VOP2__V_MADAK_F32::execute(), gem5::VegaISA::Inst_VOP2__V_MADMK_F32::execute(), gem5::VegaISA::Inst_VOP2__V_MAX_F32::execute(), gem5::VegaISA::Inst_VOP2__V_MAX_I16::execute(), gem5::VegaISA::Inst_VOP2__V_MAX_I32::execute(), gem5::VegaISA::Inst_VOP2__V_MAX_U16::execute(), gem5::VegaISA::Inst_VOP2__V_MAX_U32::execute(), gem5::VegaISA::Inst_VOP2__V_MIN_F32::execute(), gem5::VegaISA::Inst_VOP2__V_MIN_I16::execute(), gem5::VegaISA::Inst_VOP2__V_MIN_I32::execute(), gem5::VegaISA::Inst_VOP2__V_MIN_U16::execute(), gem5::VegaISA::Inst_VOP2__V_MIN_U32::execute(), gem5::VegaISA::Inst_VOP2__V_MUL_F32::execute(), gem5::VegaISA::Inst_VOP2__V_MUL_HI_I32_I24::execute(), gem5::VegaISA::Inst_VOP2__V_MUL_HI_U32_U24::execute(), gem5::VegaISA::Inst_VOP2__V_MUL_I32_I24::execute(), gem5::VegaISA::Inst_VOP2__V_MUL_LEGACY_F32::execute(), gem5::VegaISA::Inst_VOP2__V_MUL_LO_U16::execute(), gem5::VegaISA::Inst_VOP2__V_OR_B32::execute(), gem5::VegaISA::Inst_VOP2__V_SUB_CO_U32::execute(), gem5::VegaISA::Inst_VOP2__V_SUB_F32::execute(), gem5::VegaISA::Inst_VOP2__V_SUB_U16::execute(), gem5::VegaISA::Inst_VOP2__V_SUB_U32::execute(), gem5::VegaISA::Inst_VOP2__V_SUBB_CO_U32::execute(), gem5::VegaISA::Inst_VOP2__V_SUBBREV_CO_U32::execute(), gem5::VegaISA::Inst_VOP2__V_SUBREV_CO_U32::execute(), gem5::VegaISA::Inst_VOP2__V_SUBREV_F32::execute(), gem5::VegaISA::Inst_VOP2__V_SUBREV_U16::execute(), gem5::VegaISA::Inst_VOP2__V_SUBREV_U32::execute(), gem5::VegaISA::Inst_VOP2__V_XNOR_B32::execute(), gem5::VegaISA::Inst_VOP2__V_XOR_B32::execute(), generateDisassembly(), initOperandInfo(), Inst_VOP2(), sdwaDstHelper(), sdwaSrcHelper(), and vop2Helper().

◆ varSize

uint32_t gem5::VegaISA::Inst_VOP2::varSize
protected

Definition at line 274 of file op_encodings.hh.

Referenced by Inst_VOP2(), and instSize().

The documentation for this class was generated from the following files:
Generated on Sat Oct 18 2025 08:07:27 for gem5 by doxygen 1.14.0