compressed.hh File Reference

#include <string>
#include "arch/riscv/insts/static_inst.hh"
#include "cpu/static_inst.hh"

Go to the source code of this file.

Classes
class	gem5::RiscvISA::CompRegOp
	Base class for compressed operations that work only on registers. More...

Namespaces
namespace	gem5
	Copyright (c) 2024 Arm Limited All rights reserved.
namespace	gem5::RiscvISA