gem5 v25.0.0.1
Loading...
Searching...
No Matches
pcstate.hh File Reference
#include "arch/generic/pcstate.hh"
#include "arch/riscv/regs/vector.hh"
#include "enums/PrivilegeModeSet.hh"
#include "enums/RiscvType.hh"

Go to the source code of this file.

Classes

class  gem5::RiscvISA::PCState

Namespaces

namespace  gem5
 Copyright (c) 2024 Arm Limited All rights reserved.
namespace  gem5::RiscvISA

Typedefs

using gem5::RiscvISA::RiscvType = enums::RiscvType
using gem5::RiscvISA::PrivilegeModeSet = enums::PrivilegeModeSet

Variables

constexpr enums::RiscvType gem5::RiscvISA::RV32 = enums::RV32
constexpr enums::RiscvType gem5::RiscvISA::RV64 = enums::RV64

Generated on Sat Oct 18 2025 08:06:47 for gem5 by doxygen 1.14.0