gem5  v19.0.0.0
gpu_exec_context.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2015 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * For use for simulation and test purposes only
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are met:
9  *
10  * 1. Redistributions of source code must retain the above copyright notice,
11  * this list of conditions and the following disclaimer.
12  *
13  * 2. Redistributions in binary form must reproduce the above copyright notice,
14  * this list of conditions and the following disclaimer in the documentation
15  * and/or other materials provided with the distribution.
16  *
17  * 3. Neither the name of the copyright holder nor the names of its
18  * contributors may be used to endorse or promote products derived from this
19  * software without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31  * POSSIBILITY OF SUCH DAMAGE.
32  *
33  * Authors: Anthony Gutierrez
34  */
35 
36 #ifndef __GPU_EXEC_CONTEXT_HH__
37 #define __GPU_EXEC_CONTEXT_HH__
38 
39 #include "arch/gpu_isa.hh"
40 #include "base/types.hh"
41 #include "config/the_gpu_isa.hh"
42 
43 class ComputeUnit;
44 class Wavefront;
45 
47 {
48  public:
52 
53  RegVal readMiscReg(int opIdx) const;
54  void writeMiscReg(int opIdx, RegVal operandVal);
55 
56  protected:
59  TheGpuISA::GPUISA *gpuISA;
60 };
61 
62 #endif // __GPU_EXEC_CONTEXT_HH__
uint64_t RegVal
Definition: types.hh:168
Wavefront * wavefront()
GPUExecContext(ComputeUnit *_cu, Wavefront *_wf)
TheGpuISA::GPUISA * gpuISA
ComputeUnit * cu
RegVal readMiscReg(int opIdx) const
Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t.
void writeMiscReg(int opIdx, RegVal operandVal)
ComputeUnit * computeUnit()

Generated on Fri Feb 28 2020 16:27:01 for gem5 by doxygen 1.8.13