gem5
v21.0.1.0
arch
x86
se_workload.hh
Go to the documentation of this file.
1
/*
2
* Copyright 2020 Google Inc.
3
*
4
* Redistribution and use in source and binary forms, with or without
5
* modification, are permitted provided that the following conditions are
6
* met: redistributions of source code must retain the above copyright
7
* notice, this list of conditions and the following disclaimer;
8
* redistributions in binary form must reproduce the above copyright
9
* notice, this list of conditions and the following disclaimer in the
10
* documentation and/or other materials provided with the distribution;
11
* neither the name of the copyright holders nor the names of its
12
* contributors may be used to endorse or promote products derived from
13
* this software without specific prior written permission.
14
*
15
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26
*/
27
28
#ifndef __ARCH_X86_SE_WORKLOAD_HH__
29
#define __ARCH_X86_SE_WORKLOAD_HH__
30
31
#include "
base/types.hh
"
32
33
namespace
X86ISA
34
{
35
36
/* memory mappings for KVMCpu in SE mode */
37
const
Addr
syscallCodeVirtAddr
= 0xffff800000000000;
38
const
Addr
GDTVirtAddr
= 0xffff800000001000;
39
const
Addr
IDTVirtAddr
= 0xffff800000002000;
40
const
Addr
TSSVirtAddr
= 0xffff800000003000;
41
const
Addr
TSSPhysAddr
= 0x63000;
42
const
Addr
ISTVirtAddr
= 0xffff800000004000;
43
const
Addr
PFHandlerVirtAddr
= 0xffff800000005000;
44
const
Addr
MMIORegionVirtAddr
= 0xffffc90000000000;
45
const
Addr
MMIORegionPhysAddr
= 0xffff0000;
46
47
}
// namespace X86ISA
48
49
#endif // __ARCH_X86_SE_WORKLOAD_HH__
X86ISA::GDTVirtAddr
const Addr GDTVirtAddr
Definition:
se_workload.hh:38
X86ISA::TSSPhysAddr
const Addr TSSPhysAddr
Definition:
se_workload.hh:41
X86ISA::syscallCodeVirtAddr
const Addr syscallCodeVirtAddr
Definition:
se_workload.hh:37
X86ISA::MMIORegionPhysAddr
const Addr MMIORegionPhysAddr
Definition:
se_workload.hh:45
X86ISA::IDTVirtAddr
const Addr IDTVirtAddr
Definition:
se_workload.hh:39
X86ISA
This is exposed globally, independent of the ISA.
Definition:
acpi.hh:55
Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition:
types.hh:148
X86ISA::PFHandlerVirtAddr
const Addr PFHandlerVirtAddr
Definition:
se_workload.hh:43
X86ISA::TSSVirtAddr
const Addr TSSVirtAddr
Definition:
se_workload.hh:40
types.hh
X86ISA::ISTVirtAddr
const Addr ISTVirtAddr
Definition:
se_workload.hh:42
X86ISA::MMIORegionVirtAddr
const Addr MMIORegionVirtAddr
Definition:
se_workload.hh:44
Generated on Tue Jun 22 2021 15:28:20 for gem5 by
doxygen
1.8.17