gem5  v21.0.1.0
fs_workload.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2010, 2012-2013, 2015-2019 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Copyright (c) 2002-2005 The Regents of The University of Michigan
15  * All rights reserved.
16  *
17  * Redistribution and use in source and binary forms, with or without
18  * modification, are permitted provided that the following conditions are
19  * met: redistributions of source code must retain the above copyright
20  * notice, this list of conditions and the following disclaimer;
21  * redistributions in binary form must reproduce the above copyright
22  * notice, this list of conditions and the following disclaimer in the
23  * documentation and/or other materials provided with the distribution;
24  * neither the name of the copyright holders nor the names of its
25  * contributors may be used to endorse or promote products derived from
26  * this software without specific prior written permission.
27  *
28  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39  */
40 
41 #ifndef __ARCH_ARM_FS_WORKLOAD_HH__
42 #define __ARCH_ARM_FS_WORKLOAD_HH__
43 
44 #include <memory>
45 #include <vector>
46 
47 #include "arch/arm/aapcs32.hh"
48 #include "arch/arm/aapcs64.hh"
49 #include "kern/linux/events.hh"
50 #include "params/ArmFsWorkload.hh"
51 #include "sim/kernel_workload.hh"
52 #include "sim/sim_object.hh"
53 
54 namespace ArmISA
55 {
56 
57 class SkipFunc : public SkipFuncBase
58 {
59  public:
61  void returnFromFuncIn(ThreadContext *tc) override;
62 };
63 
64 class FsWorkload : public KernelWorkload
65 {
66  protected:
69 
74 
81 
90 
91  template <template <class ABI, class Base> class FuncEvent,
92  typename... Args>
93  PCEvent *
94  addSkipFunc(Args... args)
95  {
96  if (getArch() == Loader::Arm64) {
97  return addKernelFuncEvent<FuncEvent<Aapcs64, SkipFunc>>(
98  std::forward<Args>(args)...);
99  } else {
100  return addKernelFuncEvent<FuncEvent<Aapcs32, SkipFunc>>(
101  std::forward<Args>(args)...);
102  }
103  }
104 
105  template <template <class ABI, class Base> class FuncEvent,
106  typename... Args>
107  PCEvent *
108  addSkipFuncOrPanic(Args... args)
109  {
110  if (getArch() == Loader::Arm64) {
111  return addKernelFuncEventOrPanic<FuncEvent<Aapcs64, SkipFunc>>(
112  std::forward<Args>(args)...);
113  } else {
114  return addKernelFuncEventOrPanic<FuncEvent<Aapcs32, SkipFunc>>(
115  std::forward<Args>(args)...);
116  }
117  }
118 
119  public:
120  PARAMS(ArmFsWorkload);
121 
122  Addr
123  getEntry() const override
124  {
125  if (bootldr)
126  return bootldr->entryPoint();
127  else
128  return kernelEntry;
129  }
130 
132  getArch() const override
133  {
134  if (bootldr)
135  return bootldr->getArch();
136  else if (kernelObj)
137  return kernelObj->getArch();
138  else
139  return Loader::Arm64;
140  }
141 
142  FsWorkload(const Params &p);
143 
144  void initState() override;
145 
146  Addr
147  fixFuncEventAddr(Addr addr) const override
148  {
149  // Remove the low bit that thumb symbols have set
150  // but that aren't actually odd aligned
151  return addr & ~1;
152  }
153 };
154 
155 } // namespace ArmISA
156 
157 #endif // __ARCH_ARM_FS_WORKLOAD_HH__
events.hh
SimObject::Params
SimObjectParams Params
Definition: sim_object.hh:162
ArmISA::FsWorkload::getBootLoader
Loader::ObjectFile * getBootLoader(Loader::ObjectFile *const obj)
Get a boot loader that matches the kernel.
Definition: fs_workload.cc:145
ArmISA::SkipFunc::returnFromFuncIn
void returnFromFuncIn(ThreadContext *tc) override
Definition: fs_workload.cc:55
aapcs32.hh
KernelWorkload
Definition: kernel_workload.hh:42
ArmISA::FsWorkload::addSkipFunc
PCEvent * addSkipFunc(Args... args)
Definition: fs_workload.hh:94
ArmISA::FsWorkload::FsWorkload
FsWorkload(const Params &p)
Definition: fs_workload.cc:72
ArmISA::FsWorkload::PARAMS
PARAMS(ArmFsWorkload)
ArmISA::FsWorkload::initState
void initState() override
initState() is called on each SimObject when not restoring from a checkpoint.
Definition: fs_workload.cc:98
SkipFuncBase
Definition: system_events.hh:34
ArmISA::FsWorkload::bootldr
Loader::ObjectFile * bootldr
Pointer to the bootloader object.
Definition: fs_workload.hh:73
std::vector
STL vector class.
Definition: stl.hh:37
aapcs64.hh
ArmISA
Definition: ccregs.hh:41
ArmISA::FsWorkload::addSkipFuncOrPanic
PCEvent * addSkipFuncOrPanic(Args... args)
Definition: fs_workload.hh:108
Loader::ObjectFile
Definition: object_file.hh:74
Loader::ObjectFile::entryPoint
Addr entryPoint() const
Definition: object_file.hh:112
ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition: thread_context.hh:88
sim_object.hh
ArmISA::FsWorkload::kernelEntry
Addr kernelEntry
This differs from entry since it takes into account where the kernel is loaded in memory (with loadAd...
Definition: fs_workload.hh:80
ArmISA::FsWorkload::bootLoaders
std::vector< std::unique_ptr< Loader::ObjectFile > > bootLoaders
Bootloaders.
Definition: fs_workload.hh:68
ArmISA::FsWorkload
Definition: fs_workload.hh:64
KernelWorkload::kernelObj
Loader::ObjectFile * kernelObj
Definition: kernel_workload.hh:66
ArmISA::FsWorkload::getArch
Loader::Arch getArch() const override
Definition: fs_workload.hh:132
Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:148
X86ISA::addr
Bitfield< 3 > addr
Definition: types.hh:80
Loader::Arch
Arch
Definition: object_file.hh:44
Loader::ObjectFile::getArch
Arch getArch() const
Definition: object_file.hh:103
ArmISA::FsWorkload::getEntry
Addr getEntry() const override
Definition: fs_workload.hh:123
ArmISA::SkipFunc
Definition: fs_workload.hh:57
Loader::Arm64
@ Arm64
Definition: object_file.hh:51
PCEvent
Definition: pc_event.hh:42
kernel_workload.hh
SkipFuncBase::SkipFuncBase
SkipFuncBase(PCEventScope *s, const std::string &desc, Addr addr)
Definition: system_events.hh:40
MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:323
ArmISA::FsWorkload::fixFuncEventAddr
Addr fixFuncEventAddr(Addr addr) const override
Definition: fs_workload.hh:147

Generated on Tue Jun 22 2021 15:28:20 for gem5 by doxygen 1.8.17