gem5  v21.0.1.0
fs_workload.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2018 TU Dresden
3  * Copyright (c) 2020 Barkhausen Institut
4  * All rights reserved
5  *
6  * Redistribution and use in source and binary forms, with or without
7  * modification, are permitted provided that the following conditions are
8  * met: redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer;
10  * redistributions in binary form must reproduce the above copyright
11  * notice, this list of conditions and the following disclaimer in the
12  * documentation and/or other materials provided with the distribution;
13  * neither the name of the copyright holders nor the names of its
14  * contributors may be used to endorse or promote products derived from
15  * this software without specific prior written permission.
16  *
17  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28  */
29 
31 
32 #include "arch/riscv/faults.hh"
34 #include "sim/system.hh"
35 #include "sim/workload.hh"
36 
37 namespace RiscvISA
38 {
39 
41  _isBareMetal(p.bare_metal), _resetVect(p.reset_vect),
42  bootloader(Loader::createObjectFile(p.bootloader))
43 {
44  fatal_if(!bootloader, "Could not load bootloader file %s.", p.bootloader);
47 }
48 
50 {
51  delete bootloader;
52 }
53 
54 void
56 {
58 
59  for (auto *tc: system->threads) {
60  RiscvISA::Reset().invoke(tc);
61  tc->activate();
62  }
63 
65  "Could not load sections to memory.");
66 
67  for (auto *tc: system->threads) {
68  RiscvISA::Reset().invoke(tc);
69  tc->activate();
70  }
71 }
72 
73 } // namespace RiscvISA
RiscvISA::BareMetal::~BareMetal
~BareMetal()
Definition: fs_workload.cc:49
SimObject::Params
SimObjectParams Params
Definition: sim_object.hh:162
faults.hh
system.hh
Loader::MemoryImage::write
bool write(const PortProxy &proxy) const
Definition: memory_image.cc:50
SimObject::initState
virtual void initState()
initState() is called on each SimObject when not restoring from a checkpoint.
Definition: sim_object.cc:88
System::physProxy
PortProxy physProxy
Port to physical memory used for writing object files into ram at boot.
Definition: system.hh:319
Workload
Definition: workload.hh:40
fs_workload.hh
RiscvISA::BareMetal::_resetVect
Addr _resetVect
Definition: fs_workload.hh:44
Loader::createObjectFile
ObjectFile * createObjectFile(const std::string &fname, bool raw)
Definition: object_file.cc:115
RiscvISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:323
Workload::system
System * system
Definition: workload.hh:73
Loader::ImageFile::buildImage
virtual MemoryImage buildImage() const =0
workload.hh
RiscvISA
Definition: fs_workload.cc:37
Loader
Definition: process.hh:34
Loader::ObjectFile::entryPoint
Addr entryPoint() const
Definition: object_file.hh:112
Loader::ObjectFile::symtab
const SymbolTable & symtab() const
Definition: object_file.hh:106
RiscvISA::BareMetal::bootloader
Loader::ObjectFile * bootloader
Definition: fs_workload.hh:45
RiscvISA::BareMetal::BareMetal
BareMetal(const Params &p)
Definition: fs_workload.cc:40
warn_if
#define warn_if(cond,...)
Conditional warning macro that checks the supplied condition and only prints a warning if the conditi...
Definition: logging.hh:263
System::threads
Threads threads
Definition: system.hh:304
RiscvISA::BareMetal::initState
void initState() override
initState() is called on each SimObject when not restoring from a checkpoint.
Definition: fs_workload.cc:55
RiscvISA::BareMetal::bootloaderSymtab
Loader::SymbolTable bootloaderSymtab
Definition: fs_workload.hh:46
Ps2::Reset
@ Reset
Definition: types.hh:63
fatal_if
#define fatal_if(cond,...)
Conditional fatal macro that checks the supplied condition and only causes a fatal error if the condi...
Definition: logging.hh:219
object_file.hh

Generated on Tue Jun 22 2021 15:28:20 for gem5 by doxygen 1.8.17