gem5
v21.1.0.2
arch
amdgpu
gcn3
insts
gpu_static_inst.cc
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2015-2021 Advanced Micro Devices, Inc.
3
* All rights reserved.
4
*
5
* For use for simulation and test purposes only
6
*
7
* Redistribution and use in source and binary forms, with or without
8
* modification, are permitted provided that the following conditions are met:
9
*
10
* 1. Redistributions of source code must retain the above copyright notice,
11
* this list of conditions and the following disclaimer.
12
*
13
* 2. Redistributions in binary form must reproduce the above copyright notice,
14
* this list of conditions and the following disclaimer in the documentation
15
* and/or other materials provided with the distribution.
16
*
17
* 3. Neither the name of the copyright holder nor the names of its
18
* contributors may be used to endorse or promote products derived from this
19
* software without specific prior written permission.
20
*
21
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31
* POSSIBILITY OF SUCH DAMAGE.
32
*/
33
34
#include "
arch/amdgpu/gcn3/insts/gpu_static_inst.hh
"
35
36
#include "
arch/amdgpu/gcn3/gpu_decoder.hh
"
37
#include "
arch/amdgpu/gcn3/insts/instructions.hh
"
38
#include "debug/GPUExec.hh"
39
#include "
gpu-compute/shader.hh
"
40
41
namespace
gem5
42
{
43
44
namespace
Gcn3ISA
45
{
46
GCN3GPUStaticInst::GCN3GPUStaticInst
(
const
std::string &
opcode
)
47
:
GPUStaticInst
(
opcode
), _srcLiteral(0)
48
{
49
}
50
51
GCN3GPUStaticInst::~GCN3GPUStaticInst
()
52
{
53
}
54
55
void
56
GCN3GPUStaticInst::panicUnimplemented
()
const
57
{
58
fatal
(
"Encountered unimplemented GCN3 instruction: %s\n"
,
_opcode
);
59
}
60
}
// namespace Gcn3ISA
61
}
// namespace gem5
fatal
#define fatal(...)
This implements a cprintf based fatal() function.
Definition:
logging.hh:189
gpu_decoder.hh
shader.hh
gem5::GPUStaticInst
Definition:
gpu_static_inst.hh:63
gem5::ArmISA::opcode
Bitfield< 24, 21 > opcode
Definition:
types.hh:92
gpu_static_inst.hh
gem5::Gcn3ISA::GCN3GPUStaticInst::~GCN3GPUStaticInst
~GCN3GPUStaticInst()
Definition:
gpu_static_inst.cc:51
gem5::Gcn3ISA::GCN3GPUStaticInst::GCN3GPUStaticInst
GCN3GPUStaticInst(const std::string &opcode)
Definition:
gpu_static_inst.cc:46
gem5::GPUStaticInst::_opcode
const std::string _opcode
Definition:
gpu_static_inst.hh:299
instructions.hh
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition:
decoder.cc:40
gem5::Gcn3ISA::GCN3GPUStaticInst::panicUnimplemented
void panicUnimplemented() const
Definition:
gpu_static_inst.cc:56
Generated on Tue Sep 21 2021 12:24:01 for gem5 by
doxygen
1.8.17