Go to the documentation of this file.
29 #ifndef __ARCH_POWER_INSTS_STATICINST_HH__
30 #define __ARCH_POWER_INSTS_STATICINST_HH__
57 uint32_t
bits = value << ((7 -
bf) * 4);
58 uint32_t
mask = ~(0xf << ((7 -
bf) * 4));
85 asBytes(
void *buf,
size_t max_size)
override
94 #endif //__ARCH_POWER_INSTS_STATICINST_HH__
std::string generateDisassembly(Addr pc, const loader::SymbolTable *symtab) const override
Internal function to generate disassembly string.
size_t simpleAsBytes(void *buf, size_t max_size, const T &t)
void printReg(std::ostream &os, RegId reg) const
Print a register name for disassembly given the unique dependence tag number (FP or int).
void advancePC(PowerISA::PCState &pcState) const override
PowerStaticInst(const char *mnem, ExtMachInst _machInst, OpClass __opClass)
constexpr uint64_t mask(unsigned nbits)
Generate a 64-bit mask of 'nbits' 1s, right justified.
Base, ISA-independent static instruction class.
uint32_t insertCRField(uint32_t cr, uint32_t bf, uint32_t value) const
size_t asBytes(void *buf, size_t max_size) override
Instruction classes can override this function to return a a representation of themselves as a blob o...
constexpr T bits(T val, unsigned first, unsigned last)
Extract the bitfield from position 'first' to 'last' (inclusive) from 'val' and right justify it.
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
PCState buildRetPC(const PCState &curPC, const PCState &callPC) const override
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Register ID: describe an architectural register with its class and index.
Generated on Tue Sep 21 2021 12:24:35 for gem5 by doxygen 1.8.17