|
gem5
v21.1.0.2
|
#include <isa.hh>
Public Types | |
| using | Params = X86ISAParams |
Public Types inherited from gem5::BaseISA | |
| typedef std::vector< RegClassInfo > | RegClasses |
Public Types inherited from gem5::SimObject | |
| typedef SimObjectParams | Params |
Public Member Functions | |
| void | clear () |
| ISA (const Params &p) | |
| RegVal | readMiscRegNoEffect (int miscReg) const |
| RegVal | readMiscReg (int miscReg) |
| void | setMiscRegNoEffect (int miscReg, RegVal val) |
| void | setMiscReg (int miscReg, RegVal val) |
| RegId | flattenRegId (const RegId ®Id) const |
| int | flattenIntIndex (int reg) const |
| int | flattenFloatIndex (int reg) const |
| int | flattenVecIndex (int reg) const |
| int | flattenVecElemIndex (int reg) const |
| int | flattenVecPredIndex (int reg) const |
| int | flattenCCIndex (int reg) const |
| int | flattenMiscIndex (int reg) const |
| bool | inUserMode () const override |
| void | copyRegsFrom (ThreadContext *src) override |
| void | serialize (CheckpointOut &cp) const override |
| Serialize an object. More... | |
| void | unserialize (CheckpointIn &cp) override |
| Unserialize an object. More... | |
| void | setThreadContext (ThreadContext *_tc) override |
| std::string | getVendorString () const |
Public Member Functions inherited from gem5::BaseISA | |
| virtual void | takeOverFrom (ThreadContext *new_tc, ThreadContext *old_tc) |
| virtual uint64_t | getExecutingAsid () const |
| virtual enums::VecRegRenameMode | initVecRegRenameMode () const |
| virtual enums::VecRegRenameMode | vecRegRenameMode (ThreadContext *_tc) const |
| const RegClasses & | regClasses () const |
Public Member Functions inherited from gem5::SimObject | |
| const Params & | params () const |
| SimObject (const Params &p) | |
| virtual | ~SimObject () |
| virtual void | init () |
| init() is called after all C++ SimObjects have been created and all ports are connected. More... | |
| virtual void | loadState (CheckpointIn &cp) |
| loadState() is called on each SimObject when restoring from a checkpoint. More... | |
| virtual void | initState () |
| initState() is called on each SimObject when not restoring from a checkpoint. More... | |
| virtual void | regProbePoints () |
| Register probe points for this object. More... | |
| virtual void | regProbeListeners () |
| Register probe listeners for this object. More... | |
| ProbeManager * | getProbeManager () |
| Get the probe manager for this object. More... | |
| virtual Port & | getPort (const std::string &if_name, PortID idx=InvalidPortID) |
| Get a port with a given name and index. More... | |
| virtual void | startup () |
| startup() is the final initialization call before simulation. More... | |
| DrainState | drain () override |
| Provide a default implementation of the drain interface for objects that don't need draining. More... | |
| virtual void | memWriteback () |
| Write back dirty buffers to memory using functional writes. More... | |
| virtual void | memInvalidate () |
| Invalidate the contents of memory buffers. More... | |
| void | serialize (CheckpointOut &cp) const override |
| Serialize an object. More... | |
| void | unserialize (CheckpointIn &cp) override |
| Unserialize an object. More... | |
Public Member Functions inherited from gem5::EventManager | |
| EventQueue * | eventQueue () const |
| void | schedule (Event &event, Tick when) |
| void | deschedule (Event &event) |
| void | reschedule (Event &event, Tick when, bool always=false) |
| void | schedule (Event *event, Tick when) |
| void | deschedule (Event *event) |
| void | reschedule (Event *event, Tick when, bool always=false) |
| void | wakeupEventQueue (Tick when=(Tick) -1) |
| This function is not needed by the usual gem5 event loop but may be necessary in derived EventQueues which host gem5 on other schedulers. More... | |
| void | setCurTick (Tick newVal) |
| EventManager (EventManager &em) | |
| Event manger manages events in the event queue. More... | |
| EventManager (EventManager *em) | |
| EventManager (EventQueue *eq) | |
Public Member Functions inherited from gem5::Serializable | |
| Serializable () | |
| virtual | ~Serializable () |
| void | serializeSection (CheckpointOut &cp, const char *name) const |
| Serialize an object into a new section. More... | |
| void | serializeSection (CheckpointOut &cp, const std::string &name) const |
| void | unserializeSection (CheckpointIn &cp, const char *name) |
| Unserialize an a child object. More... | |
| void | unserializeSection (CheckpointIn &cp, const std::string &name) |
Public Member Functions inherited from gem5::Drainable | |
| DrainState | drainState () const |
| Return the current drain state of an object. More... | |
| virtual void | notifyFork () |
| Notify a child process of a fork. More... | |
Public Member Functions inherited from gem5::statistics::Group | |
| Group (Group *parent, const char *name=nullptr) | |
| Construct a new statistics group. More... | |
| virtual | ~Group () |
| virtual void | regStats () |
| Callback to set stat parameters. More... | |
| virtual void | resetStats () |
| Callback to reset stats. More... | |
| virtual void | preDumpStats () |
| Callback before stats are dumped. More... | |
| void | addStat (statistics::Info *info) |
| Register a stat with this group. More... | |
| const std::map< std::string, Group * > & | getStatGroups () const |
| Get all child groups associated with this object. More... | |
| const std::vector< Info * > & | getStats () const |
| Get all stats associated with this object. More... | |
| void | addStatGroup (const char *name, Group *block) |
| Add a stat block as a child of this block. More... | |
| const Info * | resolveStat (std::string name) const |
| Resolve a stat by its name within this group. More... | |
| void | mergeStatGroup (Group *block) |
| Merge the contents (stats & children) of a block to this block. More... | |
| Group ()=delete | |
| Group (const Group &)=delete | |
| Group & | operator= (const Group &)=delete |
Public Member Functions inherited from gem5::Named | |
| Named (const std::string &name_) | |
| virtual | ~Named ()=default |
| virtual std::string | name () const |
Private Member Functions | |
| void | updateHandyM5Reg (Efer efer, CR0 cr0, SegAttr csAttr, SegAttr ssAttr, RFLAGS rflags) |
Private Attributes | |
| RegVal | regVal [NUM_MISCREGS] |
| std::string | vendorString |
Additional Inherited Members | |
Static Public Member Functions inherited from gem5::SimObject | |
| static void | serializeAll (const std::string &cpt_dir) |
| Create a checkpoint by serializing all SimObjects in the system. More... | |
| static SimObject * | find (const char *name) |
| Find the SimObject with the given name and return a pointer to it. More... | |
| static void | setSimObjectResolver (SimObjectResolver *resolver) |
| There is a single object name resolver, and it is only set when simulation is restoring from checkpoints. More... | |
| static SimObjectResolver * | getSimObjectResolver () |
| There is a single object name resolver, and it is only set when simulation is restoring from checkpoints. More... | |
Static Public Member Functions inherited from gem5::Serializable | |
| static const std::string & | currentSection () |
| Gets the fully-qualified name of the active section. More... | |
| static void | generateCheckpointOut (const std::string &cpt_dir, std::ofstream &outstream) |
| Generate a checkpoint file so that the serialization can be routed to it. More... | |
Protected Member Functions inherited from gem5::BaseISA | |
| SimObject (const Params &p) | |
Protected Member Functions inherited from gem5::Drainable | |
| Drainable () | |
| virtual | ~Drainable () |
| virtual void | drainResume () |
| Resume execution after a successful drain. More... | |
| void | signalDrainDone () const |
| Signal that an object is drained. More... | |
Protected Attributes inherited from gem5::BaseISA | |
| ThreadContext * | tc = nullptr |
| RegClasses | _regClasses |
Protected Attributes inherited from gem5::SimObject | |
| const SimObjectParams & | _params |
| Cached copy of the object parameters. More... | |
Protected Attributes inherited from gem5::EventManager | |
| EventQueue * | eventq |
| A pointer to this object's event queue. More... | |
| using gem5::X86ISA::ISA::Params = X86ISAParams |
| gem5::X86ISA::ISA::ISA | ( | const Params & | p | ) |
Definition at line 140 of file isa.cc.
References gem5::BaseISA::_regClasses, clear(), fatal_if, gem5::X86ISA::NUM_CCREGS, gem5::X86ISA::NUM_MISCREGS, gem5::X86ISA::NumFloatRegs, gem5::X86ISA::NumIntRegs, and vendorString.
| void gem5::X86ISA::ISA::clear | ( | ) |
Definition at line 110 of file isa.cc.
References gem5::X86ISA::mask, gem5::X86ISA::MISCREG_APIC_BASE, gem5::X86ISA::MISCREG_CR0, gem5::X86ISA::MISCREG_DR6, gem5::X86ISA::MISCREG_DR7, gem5::X86ISA::MISCREG_MCG_CAP, gem5::X86ISA::MISCREG_MTRRCAP, gem5::X86ISA::MISCREG_PAT, gem5::X86ISA::MISCREG_SYSCFG, gem5::X86ISA::MISCREG_TOP_MEM, gem5::X86ISA::NUM_MISCREGS, and regVal.
Referenced by ISA().
|
overridevirtual |
Implements gem5::BaseISA.
Definition at line 177 of file isa.cc.
References gem5::X86ISA::copyMiscRegs(), gem5::ArmISA::i, gem5::X86ISA::NUM_CCREGS, gem5::X86ISA::NumFloatRegs, gem5::X86ISA::NumIntRegs, gem5::ThreadContext::pcState(), gem5::ThreadContext::readCCRegFlat(), gem5::ThreadContext::readFloatRegFlat(), gem5::ThreadContext::readIntRegFlat(), gem5::ThreadContext::setCCRegFlat(), gem5::ThreadContext::setFloatRegFlat(), gem5::ThreadContext::setIntRegFlat(), and gem5::BaseISA::tc.
|
inline |
|
inline |
Definition at line 93 of file isa.hh.
References gem5::X86ISA::FLOATREG_STACK(), gem5::X86ISA::MISCREG_X87_TOP, gem5::X86ISA::NUM_FLOATREGS, gem5::X86ISA::reg, and regVal.
Referenced by flattenRegId().
|
inline |
Definition at line 90 of file isa.hh.
References gem5::X86ISA::IntFoldBit, and gem5::X86ISA::reg.
Referenced by flattenRegId().
|
inline |
Definition at line 73 of file isa.hh.
References gem5::CCRegClass, gem5::RegId::classValue(), flattenCCIndex(), flattenFloatIndex(), flattenIntIndex(), flattenMiscIndex(), gem5::FloatRegClass, gem5::RegId::index(), gem5::IntRegClass, and gem5::MiscRegClass.
|
inline |
Definition at line 103 of file isa.hh.
References gem5::X86ISA::reg.
|
inline |
Definition at line 102 of file isa.hh.
References gem5::X86ISA::reg.
|
inline |
Definition at line 104 of file isa.hh.
References gem5::X86ISA::reg.
| std::string gem5::X86ISA::ISA::getVendorString | ( | ) | const |
Definition at line 486 of file isa.cc.
References vendorString.
Referenced by gem5::X86ISA::doCpuid().
|
inlineoverridevirtual |
Implements gem5::BaseISA.
Definition at line 109 of file isa.hh.
References gem5::X86ISA::MISCREG_M5_REG, and readMiscRegNoEffect().
| RegVal gem5::X86ISA::ISA::readMiscReg | ( | int | miscReg | ) |
Definition at line 204 of file isa.cc.
References gem5::X86ISA::base, gem5::ThreadContext::contextId(), gem5::Clocked::curCycle(), gem5::ThreadContext::getCpuPtr(), gem5::insertBits(), gem5::X86ISA::MISCREG_APIC_BASE, gem5::X86ISA::MISCREG_FSW, gem5::X86ISA::MISCREG_TSC, gem5::X86ISA::MISCREG_X87_TOP, readMiscRegNoEffect(), regVal, and gem5::BaseISA::tc.
| RegVal gem5::X86ISA::ISA::readMiscRegNoEffect | ( | int | miscReg | ) | const |
Definition at line 193 of file isa.cc.
References gem5::X86ISA::isValidMiscReg(), and regVal.
Referenced by inUserMode(), and readMiscReg().
|
overridevirtual |
Serialize an object.
Output an object's state into the current checkpoint section.
| cp | Checkpoint state |
Implements gem5::Serializable.
Definition at line 462 of file isa.cc.
References gem5::X86ISA::NUM_MISCREGS, regVal, and SERIALIZE_ARRAY.
| void gem5::X86ISA::ISA::setMiscReg | ( | int | miscReg, |
| RegVal | val | ||
| ) |
Definition at line 268 of file isa.cc.
References gem5::Clocked::curCycle(), gem5::BaseMMU::flushAll(), GEM5_FALLTHROUGH, gem5::ThreadContext::getCpuPtr(), gem5::ThreadContext::getMMUPtr(), gem5::X86ISA::MISCREG_CR0, gem5::X86ISA::MISCREG_CR2, gem5::X86ISA::MISCREG_CR3, gem5::X86ISA::MISCREG_CR4, gem5::X86ISA::MISCREG_CR8, gem5::X86ISA::MISCREG_CS_ATTR, gem5::X86ISA::MISCREG_CS_BASE, gem5::X86ISA::MISCREG_CS_EFF_BASE, gem5::X86ISA::MISCREG_DR0, gem5::X86ISA::MISCREG_DR1, gem5::X86ISA::MISCREG_DR2, gem5::X86ISA::MISCREG_DR3, gem5::X86ISA::MISCREG_DR4, gem5::X86ISA::MISCREG_DR5, gem5::X86ISA::MISCREG_DR6, gem5::X86ISA::MISCREG_DR7, gem5::X86ISA::MISCREG_DS_BASE, gem5::X86ISA::MISCREG_DS_EFF_BASE, gem5::X86ISA::MISCREG_EFER, gem5::X86ISA::MISCREG_ES_BASE, gem5::X86ISA::MISCREG_ES_EFF_BASE, gem5::X86ISA::MISCREG_FS_BASE, gem5::X86ISA::MISCREG_GS_BASE, gem5::X86ISA::MISCREG_HS_BASE, gem5::X86ISA::MISCREG_IDTR_BASE, gem5::X86ISA::MISCREG_M5_REG, gem5::X86ISA::MISCREG_RFLAGS, gem5::X86ISA::MISCREG_SEG_BASE_BASE, gem5::X86ISA::MISCREG_SEG_EFF_BASE(), gem5::X86ISA::MISCREG_SS_ATTR, gem5::X86ISA::MISCREG_SS_BASE, gem5::X86ISA::MISCREG_SS_EFF_BASE, gem5::X86ISA::MISCREG_TR_BASE, gem5::X86ISA::MISCREG_TSC, gem5::X86ISA::MISCREG_TSG_BASE, gem5::X86ISA::MISCREG_TSL_BASE, panic, regVal, setMiscRegNoEffect(), gem5::BaseISA::tc, updateHandyM5Reg(), and gem5::X86ISA::val.
| void gem5::X86ISA::ISA::setMiscRegNoEffect | ( | int | miscReg, |
| RegVal | val | ||
| ) |
Definition at line 226 of file isa.cc.
References gem5::X86ISA::isValidMiscReg(), gem5::X86ISA::mask, gem5::X86ISA::MISCREG_FCW, gem5::X86ISA::MISCREG_FIOFF, gem5::X86ISA::MISCREG_FISEG, gem5::X86ISA::MISCREG_FOOFF, gem5::X86ISA::MISCREG_FOP, gem5::X86ISA::MISCREG_FOSEG, gem5::X86ISA::MISCREG_FSW, gem5::X86ISA::MISCREG_FTW, gem5::X86ISA::MISCREG_M5_REG, gem5::X86ISA::MISCREG_MXCSR, gem5::X86ISA::MISCREG_X87_TOP, regVal, gem5::X86ISA::SixtyFourBitMode, and gem5::X86ISA::val.
Referenced by setMiscReg().
|
overridevirtual |
Reimplemented from gem5::BaseISA.
Definition at line 479 of file isa.cc.
References gem5::ThreadContext::getDecoderPtr(), gem5::X86ISA::MISCREG_M5_REG, regVal, gem5::BaseISA::setThreadContext(), and gem5::BaseISA::tc.
|
overridevirtual |
Unserialize an object.
Read an object's state from the current checkpoint section.
| cp | Checkpoint state |
Implements gem5::Serializable.
Definition at line 468 of file isa.cc.
References gem5::X86ISA::MISCREG_CR0, gem5::X86ISA::MISCREG_CS_ATTR, gem5::X86ISA::MISCREG_EFER, gem5::X86ISA::MISCREG_RFLAGS, gem5::X86ISA::MISCREG_SS_ATTR, gem5::X86ISA::NUM_MISCREGS, regVal, UNSERIALIZE_ARRAY, and updateHandyM5Reg().
|
private |
Definition at line 49 of file isa.cc.
References gem5::X86ISA::CompatabilityMode, gem5::ThreadContext::getDecoderPtr(), gem5::X86ISA::MISCREG_M5_REG, gem5::X86ISA::ProtectedMode, gem5::X86ISA::RealMode, regVal, gem5::X86ISA::SixtyFourBitMode, gem5::BaseISA::tc, and gem5::X86ISA::Virtual8086Mode.
Referenced by setMiscReg(), and unserialize().
|
private |
Definition at line 53 of file isa.hh.
Referenced by clear(), flattenFloatIndex(), readMiscReg(), readMiscRegNoEffect(), serialize(), setMiscReg(), setMiscRegNoEffect(), setThreadContext(), unserialize(), and updateHandyM5Reg().
|
private |
Definition at line 57 of file isa.hh.
Referenced by getVendorString(), and ISA().