Go to the documentation of this file.
   30 #ifndef __ARCH_POWER_VECREGS_HH__ 
   31 #define __ARCH_POWER_VECREGS_HH__ 
   55 #endif // __ARCH_POWER_VECREGS_HH__ 
  
Generic predicate register container.
uint32_t DummyVecElem
Dummy type aliases and constants for architectures that do not implement vector registers.
::gem5::DummyVecElem VecElem
constexpr unsigned NumVecElemPerVecReg
Vector Register Abstraction This generic class is the model in a particularization of MVC,...
VecRegContainer< DummyNumVecElemPerVecReg *sizeof(DummyVecElem)> DummyVecRegContainer
constexpr unsigned DummyNumVecElemPerVecReg
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
VecPredRegContainer< 8, false > DummyVecPredRegContainer
Dummy type aliases and constants for architectures that do not implement vector predicate registers.
Generated on Tue Sep 21 2021 12:24:47 for gem5 by  doxygen 1.8.17